EEWORLDEEWORLDEEWORLD

Part Number

Search

M5-192/160-12YC

Description
EE PLD, 7.5 ns, PQFP100
CategoryProgrammable logic devices    Programmable logic   
File Size536KB,47 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric View All

M5-192/160-12YC Overview

EE PLD, 7.5 ns, PQFP100

M5-192/160-12YC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerLattice
Parts packaging codeQFP
package instructionPLASTIC, QFP-208
Contacts208
Reach Compliance Codeunknow
ECCN codeEAR99
Other featuresYES
maximum clock frequency71.4 MHz
In-system programmableYES
JESD-30 codeS-PQFP-G208
JESD-609 codee0
JTAG BSTYES
length28 mm
Humidity sensitivity level3
Dedicated input times
Number of I/O lines160
Number of macro cells192
Number of terminals208
Maximum operating temperature70 °C
Minimum operating temperature
organize0 DEDICATED INPUTS, 160 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeFQFP
Encapsulate equivalent codeQFP208,1.2SQ,20
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
power supply5 V
Programmable logic typeEE PLD
propagation delay12 ns
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
width28 mm
MACH 5 CPLD Family
Fifth Generation MACH Architecture
FEATURES
x
High logic densities and I/Os for increased logic integration
x
x
x
x
x
x
x
— 128 to 512 macrocell densities
— 68 to 256 I/Os
Wide selection of density and I/O combinations to support most application needs
— 6 macrocell density options
— 7 I/O options
— Up to 4 I/O options per macrocell density
— Up to 5 density & I/O options for each package
Performance features to fit system needs
— 5.5 ns t
PD
Commercial, 7.5 ns t
PD
Industrial
— 182 MHz f
CNT
— Four programmable power/speed settings per block
Flexible architecture facilitates logic design
— Multiple levels of switch matrices allow for performance-based routing
— 100% routability and pin-out retention
— Synchronous and asynchronous clocking, including dual-edge clocking
— Asynchronous product- or sum-term set or reset
— 16 to 64 output enables
— Functions of up to 32 product terms
Advanced capabilities for easy system integration
— 3.3-V & 5-V JEDEC-compliant operations
— IEEE 1149.1 compliant for boundary scan testing
— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Por
— PCI compliant (-5/-6/-7/-10/-12 speed grades)
— Safe for mixed supply voltage system design
— Bus-Friendly™ Inputs & I/Os
— Individual output slew rate control
— Hot socketing
— Programmable security bit
Advanced E
2
CMOS process provides high performance, cost effective solutions
Supported by ispDesignEXPERT™ software for rapid logic development
— Supports HDL design methodologies with results optimized for MACH 5 devices
— Flexibility to adapt to user requirements
— Software partnerships that ensure customer success
Lattice and Third-party hardware programming support
— LatticePRO™ software for in-system programmability support on PCs and Automat
Equipment
— Programming support on all major programmers including Data I/O, BP Microsystem
and System General
Publication#
20446
Amendment/
0
Rev:
I
Issue Date:
September 2000
Are there any activities regarding exchanging chip coins for download points?
Is there any activity of exchanging core coins for download points? How to operate it? Thank you!...
lnbpzzx Suggestions & Announcements
MII RMII RGMII GMII
Recently I have been studying routines in a FPGA from Heijin, one of which is a non-IP core Gigabit Ethernet routine. I want to write down my learning experience and lessons, and hope that everyone wi...
heningbo FPGA/CPLD
Tips Summary: A Guide to Bitwise Operations
I won't tell you how efficient the bitwise algorithm is. If you don't believe me, you can use 1 billion data to simulate it. Today I will tell you some classic examples of bitwise operations. However,...
灞波儿奔 DSP and ARM Processors
Please delete this article
[i=s]This post was last edited by anthony0424 on 2021-8-13 16:34[/i]Please delete this article...
anthony0424 51mcu
Problems encountered when opening old version with new version of IAR and solutions
1.__nounwind declaration is incompatible with "__nounwind __interwork __softfp unsigned int __iar_builtin_STREXB(unsigned char, unsigned char volatile *)Solution: Right-click the project and enter opt...
fish001 Microcontroller MCU
What are the differences between Bluetooth and WiFi in IoT wireless technologies?
In the current environment of the explosive development of the Internet of Things, the number of connected devices is increasing, and wireless communication technology is playing an increasingly impor...
成都亿佰特 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号