M5LV-320/256-15VC datasheet, PDF

M5LV-320/256-15VC: DescriptionEE PLD, 7.5 ns, PQFP100; Categorysemiconductor Programmable logic devices; File Size536KB，47 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric View All

M5LV-320/256-15VC Overview

EE PLD, 7.5 ns, PQFP100

Parameter Name	Attribute value
Number of input and output buses	74
Number of terminals	100
Minimum operating temperature	0.0 Cel
Maximum operating temperature	70 Cel
state	Transferred
Programmable logic type	EE PLD
clock_frequency_max	71.4 MHz
in_system_programmable	YES
jesd_30_code	S-PQFP-G100
jtag_bs	YES
Dedicated input quantity	0.0
umber_of_macro_cells	128
organize	0 DEDICATED INPUTS, 74 I/O
Output function	MACROCELL
Packaging Materials	PLASTIC/EPOXY
ckage_code	QFP
ckage_equivalence_code	QFP100,.63SQ,20
packaging shape	SQUARE
Package Size	FLATPACK
wer_supplies	3.3
gation_delay	7.5 ns
qualification_status	COMMERCIAL
sub_category	Programmable Logic Devices
Rated supply voltage	3.3 V
Minimum supply voltage	3 V
Maximum supply voltage	3.6 V
surface mount	YES
Craftsmanship	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal spacing	0.5000 mm
Terminal location	QUAD
dditional_feature	128 MACROCELLS

[ESP32-S2-Kaluga-1 Review] 5. Use LGVL to create a low-level interface?: I updated the IDF and found that the USB interface has changed a lot. Fortunately, I managed to get it connected in time. I don’t know why, but I just use it....; RCSN Domestic Chip Exchange

Kill TPS54340: The price of TPS54340 has risen from 3.5 to 15 yuan. Now 431 is used as the reference and loop, 5 BJTs are used for PWM+DRV, and NMOS is promoted. The replacement cost is 1.2 yuan. The efficiency is e...; PowerAnts Power technology

I have a hard time without a college diploma.: It's hard to get a job interview with a high school diploma without a college diploma....; 懒人一个1 TI Technology Forum

Why is the voltage ringing spike of MOSFET different in boost and buck mode?: For bidirectional DC converters, some tubes have large voltage ringing spikes when boosting, but the voltage is much improved when stepping down, and the opposite is true for some tubes. In addition t...; squareshawn PCB Design

The circuit for discharging the PFC output capacitor is shown in Figure 2.: I would like to ask how to calculate the resistance value and choose the model of the resistor? I only know that this should use the RC discharge curve to calculate the resistance value and power? I d...; 西里古1992 Analog electronics

Basic syntax of Verilog HDL: Verilog HDL is a language used for digital logic circuit design. The circuit design described by Verilog HDL is the Verilog HDL model of the circuit. Verilog HDL is both a behavioral description langu...; 小柳叶 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components