M36L0T7050T0ZAQF datasheet, PDF

Datasheet> All Categories > storage> storage> M36L0T7050T0ZAQF

M36L0T7050T0ZAQF: Description128Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory 32Mbit (2M x16) PSRAM, Multi-Chip Package; Categorystorage storage; File Size108KB，18 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

M36L0T7050T0ZAQF Overview

128Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory 32Mbit (2M x16) PSRAM, Multi-Chip Package

M36L0T7050T0ZAQF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	STMicroelectronics
Parts packaging code	BGA
package instruction	8 X 10 MM, 0.80 MM PITCH, LEAD FREE, TFBGA-88
Contacts	88
Reach Compliance Code	unknow
Maximum access time	90 ns
Other features	PSRAM IS ORGANIZED AS 2M X 16
JESD-30 code	R-PBGA-B88
JESD-609 code	e1
length	10 mm
memory density	134217728 bi
Memory IC Type	MEMORY CIRCUIT
memory width	16
Mixed memory types	FLASH+PSRAM
Number of functions	1
Number of terminals	88
word count	8388608 words
character code	8000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
organize	8MX16
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Encapsulate equivalent code	BGA88,8X12,32
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
power supply	1.8,3 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum standby current	0.000005 A
Maximum slew rate	0.03 mA
Maximum supply voltage (Vsup)	1.95 V
Minimum supply voltage (Vsup)	1.7 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	8 mm

Preview

Download Datasheet

View All

M36L0T7050T0

M36L0T7050B0

128Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory

32Mbit (2M x16) PSRAM, Multi-Chip Package

FEATURES SUMMARY

MULTI-CHIP PACKAGE

– 1 die of 128Mbit (8Mx16, Multiple Bank,

Multi-level, Burst) Flash Memory

– 1 die of 32Mbit (2Mx16) Pseudo SRAM

■

SUPPLY VOLTAGE

– V

DDF

= 1.7 to 2V

– V

DDP

= V

DDQ

= 2.7 to 3.3V

– V

= 9V for fast program (12V tolerant)

■

ELECTRONIC SIGNATURE

– Manufacturer Code: 20h

– Device Code (Top Flash Configuration)

M36L0T7050T0: 88C4h

– Device Code (Bottom Flash

Configuration) M36L0T7050B0: 88C5h

■

PACKAGE

– Compliant with Lead-Free Soldering

Processes

– Lead-Free Versions

FLASH MEMORY

■

SYNCHRONOUS / ASYNCHRONOUS READ

– Synchronous Burst Read mode: 50MHz

– Asynchronous Page Read mode

– Random Access: 90ns

■

SYNCHRONOUS BURST READ SUSPEND

■

PROGRAMMING TIME

– 10µs typical Word program time using

Write to Buffer and Program

■

MEMORY ORGANIZATION

– Multiple Bank Memory Array: 8 Mbit

Banks

– Parameter Blocks (Top or Bottom

location)

■

DUAL OPERATIONS

– program/erase in one Bank while read in

others

– No delay between read and write

operations

■

SECURITY

– 64 bit unique device number

– 2112 bit user programmable OTP Cells

■

Figure 1. Package

FBGA

TFBGA88 (ZAQ)

8 x 10mm

BLOCK LOCKING

– All blocks locked at power-up

– Any combination of blocks can be locked

with zero latency

– WP for Block Lock-Down

– Absolute Write Protection with V

= V

■

COMMON FLASH INTERFACE (CFI)

■

100,000 PROGRAM/ERASE CYCLES per

BLOCK

PSRAM

■

ACCESS TIME: 70ns

■

LOW STANDBY CURRENT: 100µA

■

DEEP POWER-DOWN CURRENT: 10µA

■

BYTE CONTROL: UB

/LB

■

PROGRAMMABLE PARTIAL ARRAY

■

8 WORD PAGE ACCESS CAPABILITY: 18ns

■

POWER-DOWN MODES

– Deep Power-Down

■

– 4 Mbit Partial Array Refresh

– 8 Mbit Partial Array Refresh

– 16 Mbit Partial Array Refresh

December 2004

1/18

M36L0T7050T0, M36L0T7050B0

TABLE OF CONTENTS

FEATURES SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

FLASH MEMORY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Figure 1. Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

PSRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

SUMMARY DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Figure 2. Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Table 1. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Figure 3. TFBGA Connections (Top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

SIGNAL DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Address Inputs (A0-A22). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Data Input/Output (DQ0-DQ15). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Chip Enable (E

).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Output Enable (G

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Write Enable (W

).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Write Protect (WP

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Reset (RP

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Latch Enable (L

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Clock (K

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Wait (WAIT

).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Chip Enable (E1

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Chip Enable (E2

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Output Enable (G

).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Write Enable (W

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Upper Byte Enable (UB

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Lower Byte Enable (LB

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

DDF

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

P Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

DDQ

Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

PPF

Program Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Ground.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

FUNCTIONAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Figure 4. Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Table 2. Main Operating Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

FLASH MEMORY DEVICE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

PSRAM DEVICE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Table 3. Power-Down Configuration Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

MAXIMUM RATING. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

2/18

M36L0T7050T0, M36L0T7050B0

Table 4. Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

DC AND AC PARAMETERS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Table 5.

Figure 5.

Figure 6.

Table 6.

Table 7.

Table 8.

Table 9.

Operating and AC Measurement Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

AC Measurement I/O Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

AC Measurement Load Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Device Capacitance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Flash DC Characteristics - Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Flash Memory DC Characteristics - Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

PSRAM DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

PACKAGE MECHANICAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Figure 7. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Bottom View Outline15

Table 10. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Data. . . . . 15

PART NUMBERING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Table 11. Ordering Information Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

REVISION HISTORY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Table 12. Document Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

3/18

M36L0T7050T0ZAQF Related Products

	M36L0T7050T0ZAQF	M36L0T7050B0	M36L0T7050T0	M36L0T7050T0ZAQE	M36L0T7050T0ZAQT
Description	128Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory 32Mbit (2M x16) PSRAM, Multi-Chip Package	128Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory 32Mbit (2M x16) PSRAM, Multi-Chip Package	128Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory 32Mbit (2M x16) PSRAM, Multi-Chip Package	128Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory 32Mbit (2M x16) PSRAM, Multi-Chip Package	128Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory 32Mbit (2M x16) PSRAM, Multi-Chip Package
Is it Rohs certified?	conform to	-	-	conform to	incompatible
Maker	STMicroelectronics	-	-	STMicroelectronics	STMicroelectronics
Parts packaging code	BGA	-	-	BGA	BGA
package instruction	8 X 10 MM, 0.80 MM PITCH, LEAD FREE, TFBGA-88	-	-	8 X 10 MM, 0.80 MM PITCH, LEAD FREE, TFBGA-88	8 X 10 MM, 0.80 MM PITCH, TFBGA-88
Contacts	88	-	-	88	88
Reach Compliance Code	unknow	-	-	unknow	_compli
Maximum access time	90 ns	-	-	90 ns	90 ns
Other features	PSRAM IS ORGANIZED AS 2M X 16	-	-	PSRAM IS ORGANIZED AS 2M X 16	PSRAM IS ORGANIZED AS 2M X 16
JESD-30 code	R-PBGA-B88	-	-	R-PBGA-B88	R-PBGA-B88
JESD-609 code	e1	-	-	e1	e0
length	10 mm	-	-	10 mm	10 mm
memory density	134217728 bi	-	-	134217728 bi	134217728 bi
Memory IC Type	MEMORY CIRCUIT	-	-	MEMORY CIRCUIT	MEMORY CIRCUIT
memory width	16	-	-	16	16
Mixed memory types	FLASH+PSRAM	-	-	FLASH+PSRAM	FLASH+PSRAM
Number of functions	1	-	-	1	1
Number of terminals	88	-	-	88	88
word count	8388608 words	-	-	8388608 words	8388608 words
character code	8000000	-	-	8000000	8000000
Operating mode	ASYNCHRONOUS	-	-	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	85 °C	-	-	85 °C	85 °C
Minimum operating temperature	-25 °C	-	-	-25 °C	-25 °C
organize	8MX16	-	-	8MX16	8MX16
Package body material	PLASTIC/EPOXY	-	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TFBGA	-	-	TFBGA	TFBGA
Encapsulate equivalent code	BGA88,8X12,32	-	-	BGA88,8X12,32	BGA88,8X12,32
Package shape	RECTANGULAR	-	-	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH	-	-	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260	-	-	260	NOT SPECIFIED
power supply	1.8,3 V	-	-	1.8,3 V	1.8,3 V
Certification status	Not Qualified	-	-	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	-	-	1.2 mm	1.2 mm
Maximum standby current	0.000005 A	-	-	0.000005 A	0.000005 A
Maximum slew rate	0.03 mA	-	-	0.03 mA	0.03 mA
Maximum supply voltage (Vsup)	1.95 V	-	-	1.95 V	1.95 V
Minimum supply voltage (Vsup)	1.7 V	-	-	1.7 V	1.7 V
surface mount	YES	-	-	YES	YES
technology	CMOS	-	-	CMOS	CMOS
Temperature level	OTHER	-	-	OTHER	OTHER
Terminal surface	TIN SILVER COPPER	-	-	TIN SILVER COPPER	Tin/Lead (Sn/Pb)
Terminal form	BALL	-	-	BALL	BALL
Terminal pitch	0.8 mm	-	-	0.8 mm	0.8 mm
Terminal location	BOTTOM	-	-	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	-	-	NOT SPECIFIED	NOT SPECIFIED
width	8 mm	-	-	8 mm	8 mm

Recommended Resources

Classic analog circuit diagrams worth collecting

Relay accelerating pull-in circuit a

Delay light circuit using relay (3)

Anti-blocking circuit

Delay circuit with multi-stage output

Flash adds automatic dimming function

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components