EEWORLDEEWORLDEEWORLD

Part Number

Search

EPF8820AQC208-3N

Description
Loadable PLD, CMOS, PQFP208, PLASTIC, QFP-208
CategoryProgrammable logic devices    Programmable logic   
File Size904KB,62 Pages
ManufacturerAltera (Intel)
Environmental Compliance
Download Datasheet Parametric View All

EPF8820AQC208-3N Overview

Loadable PLD, CMOS, PQFP208, PLASTIC, QFP-208

EPF8820AQC208-3N Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAltera (Intel)
Parts packaging codeQFP
package instructionFQFP,
Contacts208
Reach Compliance Codecompliant
Other features672 LOGIC ELEMENTS; CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V
JESD-30 codeS-PQFP-G208
JESD-609 codee3
length28 mm
Humidity sensitivity level3
Dedicated input times4
Number of I/O lines152
Number of terminals208
Maximum operating temperature70 °C
Minimum operating temperature
organize4 DEDICATED INPUTS, 152 I/O
Output functionREGISTERED
Package body materialPLASTIC/EPOXY
encapsulated codeFQFP
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
Peak Reflow Temperature (Celsius)245
Programmable logic typeLOADABLE PLD
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMATTE TIN (472) OVER COPPER
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width28 mm
Base Number Matches1
FLEX 8000
®
Programmable Logic
Device Family
Data Sheet
January 2003, ver. 11.1
1
Features...
Low-cost, high-density, register-rich CMOS programmable logic
device (PLD) family (see
Table 1)
2,500 to 16,000 usable gates
282 to 1,500 registers
System-level features
– In-circuit reconfigurability (ICR) via external configuration
devices or intelligent controller
– Fully compliant with the peripheral component interconnect
Special Interest Group (PCI SIG)
PCI Local Bus Specification,
Revision 2.2
for 5.0-V operation
– Built-in Joint Test Action Group (JTAG) boundary-scan test (BST)
circuitry compliant with IEEE Std. 1149.1-1990 on selected devices
– MultiVolt
TM
I/O interface enabling device core to run at 5.0 V,
while I/O pins are compatible with 5.0-V and 3.3-V logic levels
– Low power consumption (typical specification is 0.5 mA or less in
standby mode)
Flexible interconnect
– FastTrack
®
Interconnect continuous routing structure for fast,
predictable interconnect delays
– Dedicated carry chain that implements arithmetic functions such
as fast adders, counters, and comparators (automatically used by
software tools and megafunctions)
– Dedicated cascade chain that implements high-speed, high-fan-in
logic functions (automatically used by software tools and
megafunctions)
– Tri-state emulation that implements internal tri-state nets
Powerful I/O pins
Programmable output slew-rate control reduces switching noise
3
FLEX 8000
Table 1. FLEX 8000 Device Features
Feature
Usable gates
Flipflops
Logic array blocks (LABs)
Logic elements (LEs)
Maximum user I/O pins
EPF8282A
EPF8282AV
2,500
282
26
208
78
EPF8452A
4,000
452
42
336
120
EPF8636A
6,000
636
63
504
136
EPF8820A
8,000
820
84
672
152
EPF81188A EPF81500A
12,000
1,188
126
1,008
184
16,000
1,500
162
1,296
208
Altera Corporation
DS-F8000-11.1
1
Switching Power Supply Primer
"Introduction to Switching Power Supplies" focuses on the practical design of switching power supplies, introduces the main circuit and control circuit of commonly used switching power supplies, and d...
arui1999 Download Centre
[Perf-V Review] + Button Control RGB_LED Color Change
The Pengfeng FPGA development board contains resources such as keys, LEDs, and RGB_LEDs for verification. Combining the key KEY with the RGB_LED can form a key to control the color of the RGB_LED. Whe...
jinglixixi FPGA/CPLD
MSP430 Program Library --- 12864 LCD Program Library
Hardware introduction:430 digital IO port: MSP430F149 and MSP430F169 both have P1-P6, each 8 bits, for a total of 48 IO ports; there are a large number of IO ports available, so the 8-bit parallel dat...
灞波儿奔 Microcontroller MCU
TMS320F28027 ADC zero offset calibration
[backcolor=white][color=#000000]The zero offset error is defined as the result obtained when converting a voltage at VREFLO. This fundamental error affects all conversions of the ADC, including full-s...
Jacktang DSP and ARM Processors
Live broadcast at 14:00 this afternoon [Introduction and application of TI C2000 built-in programmable logic module CLB] (200 gifts)
This live broadcast introduces the features and advantages of C2000's built-in programmable logic module CLB, solutions developed based on CLB to replace FPGA or CPLD, such as PTO frequency division o...
EEWORLD社区 Microcontroller MCU
After the stepper motor is powered on according to the timing, it just shakes left and right and does not rotate. I would like some guidance.
The stepper motor runs in full step mode, and the delay has been tried in the range of 5ms--50ms. Only the sound changes, but the operation does not change. I have been wondering if there is a problem...
Bjdj Motor Drive Control(Motor Control)

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号