L6919E
5 BIT PROGRAMMABLE DUAL-PHASE CONTROLLER
WITH DYNAMIC VID MANAGEMENT
s
s
s
s
s
s
s
s
s
s
s
s
s
s
C U R R EN T
AV G
)-
(s
so
b
ct
u
d
-O
ro
s)
P
t(
te
uc
le
o
od
r
s
P
b
O
te
le
so
b
O
APPLICATIONS
s
POWER SUPPLY FOR SERVERS AND
WORKSTATIONS
s
POWER SUPPLY FOR HIGH CURRENT
MICROPROCESSORS
s
DISTRIBUTED POWER SUPPLY
BLOCK DIAGRAM
O S C / I NH
S GN D
2 PHASE OPERATION WITH
SYNCRHONOUS RECTIFIER CONTROL
ULTRA FAST LOAD TRANSIENT RESPONSE
INTEGRATED HIGH CURRENT GATE
DRIVERS: UP TO 2A GATE CURRENT
TTL-COMPATIBLE 5 BIT PROGRAMMABLE
OUTPUT FROM 0.800V TO 1.550V WITH
25mV STEPS
DYNAMIC VID MANAGEMENT
0.6% OUTPUT VOLTAGE ACCURACY
10% ACTIVE CURRENT SHARING ACCURACY
DIGITAL 2048 STEP SOFT-START
OVERVOLTAGE PROTECTION
OVERCURRENT PROTECTION REALIZED
USING THE LOWER MOSFET'S R
dsON
OR A
SENSE RESISTOR
OSCILLATOR EXTERNALLY ADJUSTABLE
AND INTERNALLY FIXED AT 200kHz
POWER GOOD OUTPUT AND INHIBIT
FUNCTION
REMOTE SENSE BUFFER
PACKAGE: SO-28
SO-28
ORDERING NUMBERS:L6919E
L6919ETR
b
O
DESCRIPTION
The device is a power supply controller specifically
designed to provide a high performance DC/DC
conversion for high current microprocessors. The
device implements a dual-phase step-down con-
troller with a 180° phase-shift between each
phase. A precise 5-bit digital to analog converter
(DAC) allows adjusting the output voltage from
0.800V to 1.550V with 25mV binary steps manag-
ing On-The-Fly VID code changes.
The high precision internal reference assures the
selected output voltage to be within ±0.6%. The
high peak current gate drive affords to have fast
switching to the external power mos providing low
switching losses.
The device assures a fast protection against load
over current and load over/under voltage. An inter-
nal crowbar is provided turning on the low side
mosfet if an over-voltage is detected. In case of
over-current, the system works in Constant Cur-
rent mode.
so
te
le
ro
P
uc
d
s)
t(
P
te
le
od
r
s)
t(
uc
VC C D R
BOO T 1
2 P H AS E
O S C IL L ATOR
L O G IC PW M
PW M1
A DA PTIV E A NT I
CRO SS CO ND UCT IO N
PGO O D
HS
U
T
GA
E1
PHAS E1
C U RR EN T
COR R EC TI ON
DIGIT AL
SOFT- START
LOGIC AN D
P ROTE CTION S
CH1
O CP
LS
L GAT E1
ISE N1
PGN DS1
PGN D
PGN DS2
ISE N2
V CC
V CC DR
TO TAL
C UR REN T
CUR REN T
REA DIN G
VID 4
VID 3
VID 2
VID 1
VID 0
D AC
CH 2 OC P
C H1 OCP
CUR REN T
REA DIN G
CU R R EN T
C OR R EC TI ON
32k
3 2k
I
FB
CH2
O CP
FB G
FB R
LO G IC PW M
A DA PT IV E A N T I
CRO SS CO N DU CT IO N
LS
L GAT E2
PHAS E2
3 2k
PW M2
HS
32k
R EMO TE
BU FFE R
ERR OR
A MPL IF IER
U GA T E2
Vc c
BOO T 2
V S EN
FB
COM P
V cc
September 2003
1/33
L6919E
ABSOLUTE MAXIMUM RATINGS
Symbol
Vcc, V
CCDR
V
BOOT
-V
PHASE
V
UGATE1
-V
PHASE1
V
UGATE2
-V
PHASE2
LGATE1, PHASE1, LGATE2, PHASE2 to PGND
VID0 to VID4
All other pins to PGND
V
phase
UGATEx Pin
OTHER PINS
Sustainable Peak Voltage t < 20ns @ 600kHz
Maximum Withstanding Voltage Range
Test Condition: CDF-AEC-Q100-002”Human Body Model”
Acceptance Criteria: “Normal Performance”
to PGND
Boot Voltage
Parameter
Value
15
15
15
-0.3 to Vcc+0.3
-0.3 to 5
-0.3 to 7
26
±1000
±2000
Unit
V
V
V
V
V
V
V
THERMAL DATA
Symbol
R
th j-amb
T
max
T
storage
T
j
P
MAX
Parameter
Thermal Resistance Junction to Ambient
Maximum junction temperature
Storage temperature range
Junction Temperature Range
Max power dissipation at T
amb
= 25°C
)-
(s
so
b
ct
u
d
-O
ro
s)
P
t(
te
uc
le
o
od
r
s
P
b
O
te
le
so
b
O
PIN CONNECTION
LGATE1
VCCDR
1
2
3
4
5
6
7
8
9
28
27
26
25
24
23
22
21
20
19
18
17
16
15
PHASE1
UGATE1
BOOT1
VCC
SGND
b
O
so
te
le
ro
P
60
2
Value
uc
d
s)
t(
V
V
Unit
°C/W
°C
°C
°C
W
P
te
le
PGND
LGATE2
PHASE2
UGATE2
BOOT2
PGOOD
VID4
VID3
VID2
VID1
VID0
-40 to 150
0 to 125
od
r
150
s)
t(
uc
COMP
FB
VSEN
10
11
12
13
14
FBR
FBG
ISEN1
PGNDS1
L6919E
OSC / INH / FAULT
ISEN2
PGNDS
2/33
L6919E
ELECTRICAL CHARACTERISTICS
V
CC
= 12V ±15%, T
J
= 0 to 70°C unless otherwise specified
Symbol
Parameter
Test Condition
Min
Typ
Max
Unit
Vcc SUPPLY CURRENT
I
CC
I
CCDR
I
BOOTx
Vcc supply current
V
CCDR
supply current
Boot supply current
HGATEx and LGATEx open
V
CCDR
=V
BOOT
=12V
LGATEx open; V
CCDR
=12V
HGATEx open; PHASEx to PGND
V
CC
=V
BOOT
=12V
7.5
2
0.5
10
3
1
12.5
4
1.5
mA
mA
mA
POWER-ON
Turn-On V
CC
threshold
Turn-Off V
CC
threshold
Turn-On V
CCDR
Threshold
Turn-Off V
CCDR
Threshold
OSCILLATOR/INHIBIT/FAULT
f
OSC
INH
Initial Accuracy
V
CC
Rising; V
CCDR
=5V
V
CC
Falling; V
CCDR
=5V
V
CCDR
Rising
V
CC
=12V
V
CCDR
Falling
V
CC
=12V
8.2
6.5
4.2
9.2
P
b
O
te
le
)-
(s
so
b
ct
u
d
-O
ro
s)
P
t(
te
uc
le
o
od
r
s
P
b
O
te
le
so
b
O
OSC = OPEN
OSC = OPEN; Tj=0°C to 125°C
I
SINK
=5mA
135
127
0.5
72
Inhibit threshold
d
MAX
Maximum duty cycle
OSC = OPEN; I
FB
= 0
OSC = OPEN; I
FB
= 70µA
30
∆Vosc
Ramp Amplitude
FAULT
Voltage at pin OSC
OVP or UVP Active
4.75
REFERENCE AND DAC
Output Voltage
Accuracy
VID0, VID1, VID2, VID3, VID4
see Table1;
FBR = V
OUT
; FBG = GND
VIDx = GND
-0.6
I
DAC
VID pull-up Current
VID pull-up Voltage
4
VIDx = OPEN
2.9
ERROR AMPLIFIER
DC Gain
SR
Slew-Rate
COMP=10pF
DIFFERENTIAL AMPLIFIER (REMOTE BUFFER)
DC Gain
CMRR
SR
Common Mode Rejection Ratio
Slew Rate
VSEN=10pF
so
te
le
4.0
r
P
d
o
4.4
4.2
150
7.5
uc
10.2
8.5
s)
t(
V
V
od
r
80
40
3
5.0
s)
t(
uc
4.6
4.4
V
V
165
178
kHz
kHz
V
%
%
V
5.25
V
-
0.6
%
5
-
6
3.3
µA
V
80
15
dB
V/µs
1
40
15
V/V
dB
V/µs
3/33