DST40100C datasheet, PDF - EEWORLD Datasheet

DST40100C: DescriptionAluminum Electrolytic Capacitors - Leaded 450volts 120uF 18X40 20%; CategoryDiscrete semiconductor diode; File Size671KB，3 Pages; ManufacturerLittelfuse; Websitehttp://www.littelfuse.com; Environmental Compliance

Download Datasheet Parametric View All

DST40100C Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DST40100C	-	-	View	Buy Now

Aluminum Electrolytic Capacitors - Leaded 450volts 120uF 18X40 20%

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Littelfuse
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	FREE WHEELING DIODE
application	GENERAL PURPOSE
Shell connection	CATHODE
Configuration	COMMON CATHODE, 2 ELEMENTS
Diode component materials	SILICON
Diode type	RECTIFIER DIODE
Maximum forward voltage (VF)	0.75 V
JEDEC-95 code	TO-220AB
JESD-30 code	R-PSFM-T3
Maximum non-repetitive peak forward current	300 A
Number of components	2
Phase	1
Number of terminals	3
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Maximum repetitive peak reverse voltage	100 V
Maximum reverse current	1000 µA
surface mount	NO
technology	SCHOTTKY
Terminal form	THROUGH-HOLE
Terminal location	SINGLE
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

Research on A-type digital flaw detection system based on FPGA.pdf: Research on A-type digital flaw detection system based on FPGA.pdf...; zxopenljx EE_FPGA Learning Park

Phase loss detection of three-phase three-wire circuit: [i=s] This post was last edited by New Electrician Seeking Guidance on 2020-4-1 14:10[/i]I am going to make a soft start switch for a three-phase circuit recently, which needs to realize the phase los...; 电工新手求指导 Analog electronics

Vivado prompts [Synth 8-91] ambiguous clock in event control Problem Cause: Comprehensive prompt [Synth 8-91] ambiguous clock in event control. Later it was found that the reason was because the if was written in the always and the else was omitted....; littleshrimp FPGA/CPLD

Simulation and Testbench Design.zip: Simulation and Testbench Design.zip...; zxopenljx EE_FPGA Learning Park

GaN tube selection: I want to make a 14GHz oscillator and use GaN. Do you have any tubes or GaN manufacturers to recommend?...; ZZH666 RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components