STK5Q4U352J
Advance Information
Intelligent Power Module (IPM)
600 V, 8 A
The STK5Q4U352J-E is a fully-integrated inverter power stage
consisting of a high-voltage driver, six IGBT’s and a thermistor, suitable
for driving permanent magnet synchronous (PMSM) motors, brushless-
DC (BLDC) motors and AC asynchronous motors. The IGBT’s are
configured in a 3-phase bridge with separate emitter connections for the
lower legs for maximum flexibility in the choice of control algorithm.
The power stage has a full range of protection functions including cross-
conduction protection, external shutdown and under-voltage lockout
functions. An internal comparator and reference connected to the over-
current protection circuit allows the designer to set the over-current
protection level.
Features
www.onsemi.com
PACKAGE PICTURE
Three-phase 8 A / 600 V IGBT module with integrated drivers
Typical values : VCE(sat) = 1.4 V, VF = 1.8 V, E
SW
= 330
J
Compact 29.6 mm
18.2 mm dual in-line package
Cross-conduction protection
Adjustable over-current protection level
Integrated bootstrap diodes and resistors
Enable pin
Thermistor
MODULE SPCM24 29.6x18.2 DIP S3
MARKING DIAGRAM
Typical Applications
Industrial Pumps
Industrial Fans
Industrial Automation
Home Appliances
STK5Q4U352J = Specific Device Code
A = Year
B = Month
C = Production Site
DD = Factory Lot Code
Device marking is on package underside
ORDERING INFORMATION
Device
STK5Q4U352J-E
Package
MODULE SPCM24
29.6x18.2 DIP S3
(Pb-Free)
Shipping
(Qty / Packing)
16 / Tube
Figure 1. Functional Diagram
This document contains information on a new product. Specifications and information
herein are subject to change without notice.
© Semiconductor Components Industries, LLC, 2016
1
October 2016 - Rev. P3
Publication Order Number :
STK5Q4U352J-E/D
STK5Q4U352J-E
STK5Q4U352J-E
Figure 2. Application Schematic
www.onsemi.com
2
STK5Q4U352J-E
Figure 3. Simplified Block Diagram
www.onsemi.com
3
STK5Q4U352J-E
PIN FUNCTION DESCRIPTION
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
17
18
19
20
22
26
28
32
34
38
Name
GND
VDD
HINU
HINV
HINW
LINU
LINV
LINW
FAULT
ITRIP
ENABLE
RCIN
TH1
TH2
NU
NV
NW
W
VBW
V
VBV
U
VBU
VP
Description
Negative Main Supply
+15 V Main Supply
Logic Input High Side Gate Driver - Phase U
Logic Input High Side Gate Driver - Phase V
Logic Input High Side Gate Driver - Phase W
Logic Input Low Side Gate Driver - Phase U
Logic Input Low Side Gate Driver - Phase V
Logic Input Low Side Gate Driver - Phase W
Fault output
Current protection pin
Enable input
R, C connection terminal for setting FAULT clear time
Thermistor output 1
Thermistor output 2
Low Side Emitter Connection - Phase U
Low Side Emitter Connection - Phase V
Low Side Emitter Connection - Phase W
W phase output. Internally connected to W phase high side driver ground
High Side Floating Supply Voltage for W phase
V phase output. Internally connected to V phase high side driver ground
High Side Floating Supply voltage for V phase
U phase output. Internally connected to U phase high side driver ground
High Side Floating Supply voltage for U phase
Positive Bus Input Voltage
Note : Pins 15, 16, 21, 23, 24, 25, 27, 29, 30, 31, 33, 35, 36, 37 are not present
www.onsemi.com
4
STK5Q4U352J-E
ABSOLUTE MAXIMUM RATINGS
(Notes 1, 2)
Rating
Supply voltage
Collector-emitter voltage
Output current
Output peak current
Gate driver supply voltages
Input signal voltage
FAULT terminal voltage
RCIN terminal voltage
ITRIP terminal voltage
ENABLE terminal voltage
Maximum power dissipation
Junction temperature
Storage temperature
Operating case temperature
Package mounting torque
Isolation voltage
1.
2.
3.
4.
5.
Vis
Symbol
VCC
VCE max
Io
Iop
VDD,VBS
VIN
VFAULT
VRCIN
VITRIP
VENABLE
Pd
Tj
Tstg
Tc
IPM case temperature
Case mounting screw
50 Hz sine wave AC 1 minute
(Note 5)
Conditions
VP to NU, NV, NW, surge < 500 V
(Note 3)
Value
450
600
±8
±4
±16
0.3
to +20.0
0.3
to VDD
0.3
to VDD
0.3
to VDD
0.3
to +10.0
0.3
to VDD
31
150
40
to +125
20
to +100
0.6
2000
Unit
V
V
A
A
A
V
V
V
V
V
V
W
C
C
C
VP to U, V, W ; U to NU ; V to NV ; W to NW
VP, U, V, W, NU, NV, NW terminal current
VP, U, V, W, NU, NV, NW terminal current,
Tc = 100C
VP, U, V, W, NU, NV, NW terminal current,
pulse width 1ms
VBU to U, VBV to V, VBW to W, VDD to GND
(Note 4)
HINU, HINV, HINW, LINU, LINV, LINW
FAULT terminal
RCIN terminal
ITRIP terminal
ENABLE terminal
IGBT per 1 channel
IGBT, Gate driver IC
Nm
Vrms
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device
functionality should not be assumed, damage may occur and reliability may be affected.
Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for
Safe Operating parameters.
This surge voltage developed by the switching operation due to the wiring inductance between VP and NU,NV,NW terminals.
VBS = VBU to U, VBV to V, VBW to W
Test conditions : AC 2500 V, 1 s
RECOMMENDED OPERATING RANGES
(Note 6)
Rating
Supply voltage
Gate driver supply voltage
ON-state input voltage
OFF-state input voltage
PWM frequency
Dead time
Allowable input pulse width
Package mounting torque
6.
Symbol
VCC
VBS
VDD
VIN(ON)
VIN(OFF)
fPWM
DT
PWIN
Turn-off to turn-on (external)
ON and OFF
‘M3’ type screw
VP to NU, NV, NW
VBU to U, VBV to V, VBW to W
VDD to GND (Note 4)
HINU, HINV, HINW, LINU, LINV, LINW
Min
0
12.5
13.5
3.0
0
1
1
1
0.4
0.6
Typ
280
15
15
Max
400
17.5
16.5
5.0
0.3
20
Unit
V
V
V
kHz
μs
μs
Nm
Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to
stresses beyond the Recommended Operating Ranges limits may affect device reliability.
www.onsemi.com
5
京公网安备 11010802033920号
EEWORLD
