SK603C435MAR datasheet, PDF - EEWORLD Datasheet

SK603C435MAR: DescriptionCeramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, 15% TC, 4.3uF, Through Hole Mount, 9325, RADIAL LEADED, ROHS COMPLIANT; CategoryPassive components capacitor; File Size116KB，2 Pages; ManufacturerAVX; Environmental Compliance

Download Datasheet Parametric View All

SK603C435MAR Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, 15% TC, 4.3uF, Through Hole Mount, 9325, RADIAL LEADED, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	AVX
package instruction	, 9325
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	4.3 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	18.3 mm
JESD-609 code	e3
length	23.6 mm
Manufacturer's serial number	SK
Installation features	THROUGH HOLE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	Radial
method of packing	BULK
positive tolerance	20%
Rated (DC) voltage (URdc)	25 V
series	SK
size code	9325
surface mount	NO
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn)
Terminal pitch	20.3 mm
Terminal shape	WIRE
width	6.35 mm
Base Number Matches	1

Power requirements for large-screen and multi-screen display systems: In addition to ultra-low-cost portable products, color display has almost become a standard configuration for such products. In 2006, 3G is gradually moving towards actual operation. For display syste...; zbz0529 Power technology

Zigbee protocol stack learning serial port transparent transmission experiment (SerialApp) process analysis: Function 1: Networking of the coordinator, terminal devices and routing devices discovering the network and joining the network//Step 1: Z-Stack starts with the main() function. The main() function do...; Aguilera RF/Wirelessly

STM32 boot mode configuration and application: Three BOOT modes The so-called boot, generally speaking, means that after we download the program and restart the chip, the value of the BOOT pin will be latched at the fourth rising edge of SYSCLK. T...; 可乐zzZ stm32/stm8

Ethernet PHY chip LAN8720 usage issues: I've been working on Ethernet recently. The PHY chip is LAN8720 and the main control is PIC32MZ. Now the 8720 is configured and the clock is normal, but I don't know how to configure the data receivin...; asdmaill Microchip MCU

The number series problem from "Bible Code" and the python solution: These days, in my child’s extracurricular math study group, the teacher no longer sends geometry, combinatorics, number theory, or application questions, but instead sends series questions every day. ...; nemon Creative Market

DDR3 initialization failed. Verification failed.: altera cycloneV ddr3 initialization check failed (local_cal_fail is high). Where can I find the reason? The project was modified from the official routine, so the device model and pin assignment were ...; flying~ Altera SoC

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components