EEWORLDEEWORLDEEWORLD

Part Number

Search

S2J-AU_R1_100A1

Description
Rectifier Diode, 1 Phase, 1 Element, 2A, 600V V(RRM), Silicon, DO-214AA, SMB, 2 PIN
CategoryDiscrete semiconductor    diode   
File Size545KB,5 Pages
ManufacturerPANJIT
Websitehttp://www.panjit.com.tw/
Environmental Compliance

PANJIT is a global IDM that offers a broad product portfolio including MOSFETs, Schottky diodes, SiC devices, bipolar junction transistors and bridges. The company aims to meet the needs of customers in various applications such as automotive, power, industrial, computing, consumer and communications. Their vision is to power the world with reliable quality, energy-efficient and efficient products, bringing a greener and smarter future to people. The company's core values ​​include innovation, responsibility, customer-centricity, learning and growth, mutual trust and collaboration.

Download Datasheet Parametric View All

S2J-AU_R1_100A1 Overview

Rectifier Diode, 1 Phase, 1 Element, 2A, 600V V(RRM), Silicon, DO-214AA, SMB, 2 PIN

S2J-AU_R1_100A1 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerPANJIT
package instructionSMB, 2 PIN
Reach Compliance Codenot_compliant
ECCN codeEAR99
applicationGENERAL PURPOSE
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeRECTIFIER DIODE
Maximum forward voltage (VF)1.1 V
JEDEC-95 codeDO-214AA
JESD-30 codeR-PDSO-C2
Maximum non-repetitive peak forward current60 A
Number of components1
Phase1
Number of terminals2
Maximum operating temperature150 °C
Minimum operating temperature-55 °C
Maximum output current2 A
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
GuidelineAEC-Q101; TS 16949
Maximum repetitive peak reverse voltage600 V
Maximum reverse current1 µA
surface mountYES
Terminal formC BEND
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED

S2J-AU_R1_100A1 Preview

Download Datasheet
S2A-AU~S2M-AU
SURFACE MOUNT RECTIFIER
VOLTAGE
FEATURES
• Plastic package has Underwriters Laboratory
Flammability Classification 94V-O
• For surface mounted applications
• Low profile package
• Built-in strain relief
• Easy pick and place
• Glass passivated iunction
• Acqire quality system certificate : TS16949
• Manufactured in accordance with AECQ101
• Lead free in comply with EU RoHS 2002/95/EC directives
0.155(3.94)
0.130(3.30)
0.083(2.11)
0.075(1.91)
0.185(4.70)
0.160(4.06)
0.012(0.305)
0.006(0.152)
0.096(2.44)
0.083(2.13)
0.050(1.27)
0.030(0.76)
0.220(5.59)
0.200(5.08)
50 to 1000 Volts
CURRENT
2.0 Amperes
Green molding compound as per IEC61249 Std. . (Halogen Free)
MECHANICAL DATA
Case: JEDEC DO-214AA molded plastic
Terminals:Solder plated, solderable per MIL-STD-750,Method 2026
Polarity: Indicated by cathode band
Standard packaging: 12mm tape (EIA-481)
Weight: 0.003 ounce, 0.092 gram
MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS
Ratings at 25°C ambient temperature unless otherwise specified. Single phase , half wave ,60Hz, resistive or inductive load.
For capacitive load , derate current by 20%.
PA RA ME TE R
Ma xi mum Re curre nt P e a k Re ve rse Vo lta g e
Ma xi mum RMS Vo lta g e
Ma xi mum D C B loc k i ng Vo lta ge
Ma xi mum A ve ra g e F o rwa rd C ur re nt a t T
L
=11 0
O
C
P e a k F o rwa rd S urg e C urre nt : 8 .3 ms s i ng le ha lf s i ne -wa ve
s upe ri mp os e d o n ra te d lo a d ( JE D E C me tho d )
Ma xi mum F o rwa rd Vo lta ge a t 2 .0A
Ma xi mum D C Re ve rs e C urre nt a t T
J
=25
O
C
Ra te d D C B lo ck i ng Volta g e T
J
=1 2 5
O
C
Ma xi mum J uncti o n C a p a ci ta nc e (No te 1 )
Typi c a l Junc ti o n Res i sta nce (No te 2)
Op era ti ng Juncti o n a nd S to ra g e Temp e ra ture Ra ng e
S YMB OL S 2 A -A U S 2 B -A U S 2 D - A U S 2 G-A U S 2 J -A U S 2 K -A U S 2M-A U UNITS
V
RRM
V
RMS
V
DC
I
F (AV )
I
F SM
V
F
I
R
C
J
R
θ
JL
T
J
,T
S TG
50
35
50
10 0
70
10 0
200
140
200
400
280
400
2 .0
60
1.1
1.0
12 5
30
16
-5 5 to +1 5 0
O
600
42 0
600
800
560
800
1000
700
1000
V
V
V
A
A
V
μA
pF
C / W
O
C
NOTES:
1.Measured at 1.0 MHZ and applied Vr=4.0 volts.
2.8.0mm
2
(.013mm thick)land areas.
STAD-FEB.27.2009
1
PAGE . 1
Common power symbols and their meanings
Power symbols, are you still confused? Commonly used power symbols are attached! In circuit design, there are always various power symbols, which often confuse people. Today, the editor has sorted out...
成都亿佰特 Switching Power Supply Study Group
EEWORLD University - Teach you how to learn LittleVGL
Teach you how to learn LittleVGL step by step : https://training.eeworld.com.cn/course/5682LittlevGL is a free and open source graphics library that provides everything you need to create embedded GUI...
桂花蒸 MCU
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug.pdf
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...
雷北城 FPGA/CPLD
5. Common Emitter Amplifier Circuit
1. The structure of the triode, the relationship between the currents of each pole of the triode, the characteristic curve, and the amplification conditions. 2. The role of components, the purpose of ...
wang27349715 Analog electronics
CPLD technology and its application.pdf
CPLD technology and its application.pdf...
zxopenljx EE_FPGA Learning Park
FPGA Design and Implementation of HDLC Control Protocol.pdf
FPGA Design and Implementation of HDLC Control Protocol.pdfClear Format...
zxopenljx EE_FPGA Learning Park

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号