EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

BC847AT(SOT-523)

Description
Transistor
CategoryDiscrete semiconductor    The transistor   
File Size756KB,1 Pages
ManufacturerJCET
Websitehttp://www.cj-elec.com/

Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); ​​QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

 

 

Download Datasheet Parametric View All

BC847AT(SOT-523) Overview

Transistor

BC847AT(SOT-523) Parametric

Parameter NameAttribute value
MakerJCET
package instruction,
Reach Compliance Codeunknown
How to encapsulate GPIO into nodes.
[color=#ff0000]A: How can I encapsulate a GPIO into a node of /sys/device/platform/rst. [/color] [color=#000000]B: Does it have to be in this directory /sys/device/platform/? Is there a way to only pu...
明远智睿Lan Industrial Control Electronics
[RVB2601 Creative Application Development] Simulating UART 3 to implement FIFO reception
The hardware serial port has a FIFO function, so the received data will be put into the buffer. Since the GPIO simulation has no buffer, I "copied" a FIFO work myself. fifi.c /**************FIFO Begin...
lugl4313820 XuanTie RISC-V Activity Zone
Please God save the child
Please help me, big guys. I beg you. 1. Based on the principle of the narrow pulse frequency discrimination circuit, design a practical frequency discrimination circuit, in which the monostable trigge...
无意lll Analog electronics
[AT-START-F403A Review] Part 2 F403 waveform output test and maximum frequency test
Clock waveform output test Like STM32 , the PA.8 pin of STM32 has the MCO function , which has a multiplexing function - clock output (MCO) , which can output the internal clock of STM32 through PA.8 ...
常见泽1 Domestic Chip Exchange
EEWORLD University ---- Xilinx Zynq FPGA Video Tutorial
Xilinx Zynq FPGA video tutorial : https://training.eeworld.com.cn/course/4634This tutorial explains FPGA basics, SOC introduction, DMA and VDMA, Linux, HLS image and PCIESuitable for the following app...
老白菜 FPGA/CPLD
[AT-START-F403A Evaluation] Part 5 - FreeRTOS system based on IAR environment security library (sLib) function evaluation
[i=s]This post was last edited by uuxz99 on 2020-10-19 11:01[/i][ AT-START-F403A Evaluation] Part 5 - FreeRTOS system based on IAR environment security library (sLib) function evaluationThis time, the...
uuxz99 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号