EEWORLDEEWORLDEEWORLD

Part Number

Search

2SD1758Q(TO-252)

Description
Transistor
CategoryDiscrete semiconductor    The transistor   
File Size287KB,1 Pages
ManufacturerJCET
Websitehttp://www.cj-elec.com/

Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); ​​QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

 

 

Download Datasheet Parametric View All

2SD1758Q(TO-252) Overview

Transistor

2SD1758Q(TO-252) Parametric

Parameter NameAttribute value
package instruction,
Reach Compliance Codeunknow
Base Number Matches1

2SD1758Q(TO-252) Preview

Download Datasheet
JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO., LTD
TO-252 Plastic-Encapsulate Transistors
2SD1758
TRANSISTOR (NPN)
TO-252
FEATURES
Low V
CE(sat)
.V
CE(sat)
= 0.5V (Typ.)(I
C
/I
B
=2A/0.2A)
MAXIMUM RATINGS (T
a
=25
unless otherwise noted)
Symbol
V
CBO
V
CEO
V
EBO
I
C
P
C
T
J
T
stg
Parameter
Collector-Base
Voltage
Value
40
32
5
2
1.2
150
-55-150
Unit
V
V
V
A
W
1.BASE
2.COLLECTOR
3.EMITTER
Collector-Emitter Voltage
Emitter-Base Voltage
Collector Current -Continuous
Collector dissipation
Junction Temperature
Storage Temperature
ELECTRICAL CHARACTERISTICS (T
a
=25℃
Parameter
Collector-base breakdown voltage
Collector-emitter breakdown voltage
Emitter-base breakdown voltage
Collector cut-off current
Emitter cut-off current
DC current gain
Collector-emitter saturation voltage
Transition frequency
Collector output capacitance
Symbol
V
(BR)CBO
V
(BR)CEO
V
(BR)EBO
I
CBO
I
EBO
h
FE
V
CE(sat)
f
T
C
ob
unless
Test
otherwise
specified)
Min
40
32
5
1
1
82
390
0.8
100
30
V
MHz
pF
Typ
Max
Unit
V
V
V
μA
μA
conditions
I
C
=50μA, I
E
=0
I
C
=1mA, I
B
=0
I
E
=50μA, I
C
=0
V
CB
=20V, I
E
=0
V
EB
=4V, I
C
=0
V
CE
=3V, I
C
=500mA
I
C
=2A, I
B
=0.2A
V
CE
=5V, I
C
=50mA, f=100MHz
V
CB
=10V, I
E
=0, f=1MHz
CLASSIFICATION OF
Rank
Range
h
FE
P
82-180
Q
120-270
R
180-390
A,Jun,2011
Digital video image elimination based on FPGADSP...
...
至芯科技FPGA大牛 FPGA/CPLD
Award-winning live broadcast: Registration is open for TI desktop DLP 3D printing, 3D scanning and industrial display applications based on DLP Pico technology~
Award-winning live broadcast: Registration is open for TI desktop DLP 3D printing, 3D scanning and industrial display applications based on DLPPico technology~Click here to registerLive broadcast time...
EEWORLD社区 TI Technology Forum
Is there any pure hardware?
I can only pull wires, draw, and solder, but I can’t program at all!...
花好月圆510 Talking
"Pingtou Ge Jianchi CDK Quick Start Guide"
The problem of making a custom SDK in the Jianchi CDK development environment, "Pingtou Ge Jianchi CDK Quick Start Guide" is convenient for developers to customize the SDK of their own platform. I hop...
火辣西米秀 Domestic Chip Exchange
[AT32F421 review] + Display driver for digital tube module
[i=s]This post was last edited by jinglixixi on 2021-4-30 08:42[/i]Last time we introduced a digital tube display module with parallel transmission. This time we will introduce another digital tube di...
jinglixixi Domestic Chip Exchange
The difference between C language character array and ordinary array
[size=4]Some readers have reported that they do not understand the difference between character arrays and ordinary arrays. The author will give an explanation below. [/size] [size=4] [/size] [size=4]...
Aguilera Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号