EEWORLDEEWORLDEEWORLD

Part Number

Search

2SA1980Y

Description
Transistor
CategoryDiscrete semiconductor    The transistor   
File Size122KB,2 Pages
ManufacturerJCET
Websitehttp://www.cj-elec.com/

Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); ​​QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

 

 

Download Datasheet Parametric View All

2SA1980Y Overview

Transistor

2SA1980Y Parametric

Parameter NameAttribute value
MakerJCET
package instruction,
Reach Compliance Codeunknow
Base Number Matches1

2SA1980Y Preview

Download Datasheet
JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO., LTD
TO-92
2SA1980
FEATURES
Plastic-Encapsulate Transistors
TRANSISTOR (
PNP)
TO-92
Low collector saturation voltage: V
CE(sat)
=-0.3V(Max.)
Low output capacitance : C
ob
=4pF (Typ.)
Complementary pair with 2SC5343
1. EMITTER
2. COLLECTOR
3. BASE
MAXIMUM RATINGS (T
A
=25
unless otherwise noted)
Symbol
V
CBO
V
CEO
V
EBO
I
C
P
C
T
j
T
stg
Collector-Base Voltage
Collector-Emitter Voltage
Emitter-Base Voltage
Collector Current -Continuous
Collector Power Dissipation
Junction Temperature
Storage Temperature
Parameter
Value
-50
-50
-5
-150
625
150
-55-150
1 2 3
Units
V
V
V
mA
mW
ELECTRICAL CHARACTERISTICS (Tamb=25
unless otherwise specified)
Parameter
Collector-base breakdown voltage
Collector-emitter breakdown voltage
Emitter-base breakdown voltage
Collector cut-off current
Collector cut-off current
DC current gain
Collector-emitter saturation voltage
Transition frequency
Collector output capacitance
Noise figure
Symbol
V
(BR)CBO
V
(BR)CEO
V
(BR)EBO
I
CBO
I
CEO
h
FE
V
CE(sat)
f
T
C
ob
NF
Test
conditions
MIN
-50
-50
-5
-0.1
-0.1
70
700
-0.3
80
4
7
10
V
MHz
pF
dB
TYP
MAX
UNIT
V
V
V
μA
μA
I
C
=-100μA,I
E
=0
I
C
=-10mA,I
B
=0
I
E
=-10μA,I
C
=0
V
CB
=-50V,I
E
=0
V
EB
=-5V,I
C
=0
V
CE
=-6V,I
C
=-2mA
I
C
=-100mA,I
B
=-10mA
V
CE
=-10V,I
C
=-1mA
V
CB
=-10V,I
E
=0,f=1MHz
V
CE
=-6V,I
C
=-0.1mA,f=1KH
Z
,R
S
=10KΩ
CLASSIFICATION OF
Rank
Range
h
FE
O
70-140
Y
120-240
G
200-400
L
300-700
[Evaluation of domestic FPGA Gaoyun GW1N-4 series development board] OLED display
I haven't played around with FPGA for a long time . I was busy moving and joining a new company recently. I only had time to play around with Gowin FPGA these days . Now I use Gowin FPGA to drive OLED...
怀揣少年梦 Domestic Chip Exchange
Signal Attenuator Principle and Design
Signal Attenuator Principle and Design...
btty038 RF/Wirelessly
A bunch of errors occurred when Orcad exported the netlist. How to solve them?
As shown in the picture, similar to this warning, is renamed..., but I have set the duplicate GND and VCC pins to POWER attributes, why does it still prompt duplicates? What's going on?...
elec32156 PCB Design
C6000 Processor OMAP-L138 Development Kit (LCDK)
...
灞波儿奔 DSP and ARM Processors
Come and visit the Tektronix High-Speed Serial Communication Special to configure your exclusive solution and win prizes!
Come and visit the Tektronix High-Speed Serial Communication Special to configure your exclusive solution and win prizes! Let's start~~~Event time:From now on to July 20, 2019Event process:1. Watch th...
EEWORLD社区 Test/Measurement
Flyback power supply problem help
The following flyback power supply Teachers, the following is a commonly used UC3842 controlled flyback power supply circuit Two questions 1.What are the functions of the 820p capacitor, VD3 and 2.5k ...
Aguilera Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号