Home > Control Circuits >Timing Circuits > Multi-stage output delay circuit

Multi-stage output delay circuit

Source: InternetPublisher:柯南道尔 Keywords: Delay Circuit Updated: 2024/09/02

Multi-stage output delay circuit

The figure shows a delay circuit with multi-level output. The circuit uses an operational amplifier as a comparator. When the voltage VE is applied to the non-inverting input of the operational amplifier A1, the voltage VC1 at the non-inverting input of the operational amplifiers A2, A3, and A4 will rise along the exponential curve. The voltage provided by the graded voltage divider is added to the inverting input of the operational amplifier. Therefore, at the moments t1, t2, and t3 when the input of each operational amplifier changes from zero to VB (power supply voltage), each output signal is flipped, thereby achieving the purpose of step-by-step delay of VA1, VA2, and VA3. Note that this circuit uses dual power supplies, namely positive power supplies VE and VB and negative power supply -VB.

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号