2887 views|6 replies

57

Posts

0

Resources
The OP
 

Timing red [Copy link]

After the full compilation is completed, the timing report is red. Doesn’t this mean that the timing is in violation? Why is the result correct after downloading the board?
This post is from EE_FPGA Learning Park

Latest reply

I guess you are using QUARTUS. If you don't have timing constraints, the message will turn red. Find a book to learn how to design timing constraints.  Details Published on 2018-2-27 17:38
 

2

Posts

0

Resources
2
 
Good good good good good good good
This post is from EE_FPGA Learning Park
 
 

38

Posts

0

Resources
3
 
The board may be correct or wrong.
This post is from EE_FPGA Learning Park
 
 
 

57

Posts

0

Resources
4
 
Xiao Fan fpr posted on 2018-1-25 12:11 The board may be correct or wrong
Why is it possible to be correct if the timing is already violated?
This post is from EE_FPGA Learning Park
 
 
 

1

Posts

0

Resources
5
 
Set the clock first, then constrain inputdelay outputdelay and timing exceptions, and the timing will basically not report errors.
This post is from EE_FPGA Learning Park
 
 
 

2113

Posts

0

Resources
6
 
I guess you are using QUARTUS. If you don't have timing constraints, the message will turn red. Find a book to learn how to design timing constraints.
This post is from EE_FPGA Learning Park
 
 
 

57

Posts

0

Resources
7
 
heningbo posted on 2018-2-27 17:38 I guess you are using QUARTUS. If you don't have timing constraints, it will report red. Find a book to learn how to design timing constraints.
Yes, it is indeed. Thank you very much.
This post is from EE_FPGA Learning Park
 
 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list