2165 views|5 replies

900

Posts

0

Resources
The OP
 

The pad is 0.3mm/center distance is 0.5mm and the wire cannot come out [Copy link]

In this case, I wonder how you guys route the wires? I used padless vias with inner and outer diameters of 0.3mm, and routed them from the bottom layer. Now I have a problem, some power vias cannot be connected to the middle power layer, I wonder where the settings are incorrect? Please advise. I used AD14

This post is from PCB Design

Latest reply

AD14 seems to be less used and has more bugs than AD15. AD13 is more stable  Details Published on 2019-4-15 11:55
Personal signature别打我! 我说。
 

900

Posts

0

Resources
2
 
Top post
This post is from PCB Design
Personal signature别打我! 我说。
 
 

900

Posts

0

Resources
3
 
OK, the software has a bug. I set it to connect the inner electrical layer and the via directly, and then switched back to the plum blossom connection.
This post is from PCB Design
Personal signature别打我! 我说。
 
 
 

2w

Posts

341

Resources
4
 
Check whether the network name of the via attribute is consistent with the middle power layer. Generally, they are connected, unless the middle layer solder ring is set to 0, indicating that the via has no pad.
This post is from PCB Design
 
 
 

2w

Posts

341

Resources
5
 
AD14 seems to be less used and has more bugs than AD15. AD13 is more stable
This post is from PCB Design

Comments

ad14 is indeed right. I have encountered many bugs. Has the moderator ever made a similar design? How big a hole should be made for such a small spacing? In addition, it seems that it is inevitable to have a hole in the plate, which should affect the welding quality. How can we make the welding yield rate higher?  Details Published on 2019-5-7 10:03
 
 
 

900

Posts

0

Resources
6
 
qwqwqw2088 Published on 2019-4-15 11:55 AD14 seems to be less used and has more bugs than AD15. AD13 is more stable
ad14 is indeed, I encountered many bugs. Has the moderator done a similar design? How big a hole is suitable for such a small spacing? In addition, it seems that it is inevitable to have a hole in the plate, which should affect the welding quality. How can we make the welding yield rate higher?
This post is from PCB Design
Personal signature别打我! 我说。
 
 
 

Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, Zhongguancun MOOC Times Building, Block B, 18 Zhongguancun Street, Haidian District, Beijing 100190, China Tel:(010)82350740 Postcode:100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list