pdf

Implementing I2C Bus Functions with Verilog HDL

  • 2013-09-29
  • 138.58KB
  • Points it Requires : 2

              Using Verilog HDL to implement I2C bus functions Integrated circuit application using Verilog HDL to implement I2C bus functions Tianjin University of Science and Technology School of Electronic Information and Automation 1../// \" Lu Yongkun briefly describes the characteristics of Q/F bus and introduces the design ideas of Q/F bus module when developing HS5. The program of using YLIDXJO A6Z to implement some Q/F bus functions and the simulation timing diagram of Q/F bus master-slave mode are given and explained. Keywords Q/F bus Abstract HS5 YLIDXJO A6Z Timing Development HS5 Utilization

unfold

You Might Like

Uploader
nishisb
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×