EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CCL4070BD

Description
XOR Gate, CMOS, CDIP14
Categorylogic    logic   
File Size111KB,2 Pages
ManufacturerSolid State Scientific Inc
Download Datasheet Parametric View All

CCL4070BD Overview

XOR Gate, CMOS, CDIP14

CCL4070BD Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid100781692
package instructionDIP, DIP14,.3
Reach Compliance Codeunknown
YTEOL0
series4000/14000/40000
JESD-30 codeR-XDIP-T14
JESD-609 codee0
Load capacitance (CL)50 pF
Logic integrated circuit typeXOR GATE
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)280 ns
Certification statusNot Qualified
Schmitt triggerNO
Filter levelMIL-STD-883 Class C
Maximum supply voltage (Vsup)15 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Generate PWM based on msp430g2553 timer
#include "msp430g2553.h"//p1.2 outputs 50% square wave, p2.1 and 2.4 output 50% and 25% waveformsvoid main (void){WDTCTL= WDTPW + WDTHOLD; //Set the watchdog control register and turn off the watchdog...
fish001 Microcontroller MCU
Install Linux system easily
Install Linux system easily...
lorant Linux and Android
Some experience in interpreting Verilog code.pdf
Some experience in interpreting Verilog code.pdf...
zxopenljx EE_FPGA Learning Park
What does it mean that wiring can be routed here? Can't wiring be routed on every layer?
What does it mean that wiring can be routed here? Can't wiring be routed on every layer?...
QWE4562009 Integrated technical exchanges
Impurity semiconductor
[size=5]Impurity semiconductors are semiconductors obtained by doping intrinsic semiconductors with impurities. According to the composition of the doped impurities, they can be divided into N-type se...
Jacktang Analogue and Mixed Signal
A NEW PLANAR DOUBLE-DOUBLE BALANCED MMIC MIXER STRUCTURE
Coplanar waveguides, slot lines andcombined to realize a MMIC doubtle-double balanced mixer (DDBM) in which all circuitry is on the top side ofthe substrate and no via holes are required. The DDBM exh...
JasonYoo Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号