AR13BBDO6042 datasheet, PDF - EEWORLD Datasheet

AR13BBDO6042: DescriptionFixed Resistor, Thin Film, 0.3333W, 60400ohm, 200V, 0.1% +/-Tol, 50ppm/Cel, Surface Mount, 1210, CHIP; CategoryPassive components The resistor; File Size466KB，8 Pages; ManufacturerViking Tech Corp; Environmental Compliance

Download Datasheet Parametric View All

AR13BBDO6042 Overview

Fixed Resistor, Thin Film, 0.3333W, 60400ohm, 200V, 0.1% +/-Tol, 50ppm/Cel, Surface Mount, 1210, CHIP

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7289005329
package instruction	SMT, 1210
Reach Compliance Code	compliant
Country Of Origin	Taiwan
ECCN code	EAR99
YTEOL	7.65
Other features	PRECISION
structure	Rectangular
JESD-609 code	e3
Installation features	SURFACE MOUNT
Number of terminals	2
Maximum operating temperature	155 °C
Minimum operating temperature	-55 °C
Package height	0.55 mm
Package length	3.1 mm
Package shape	RECTANGULAR PACKAGE
Package form	SMT
Package width	2.4 mm
method of packing	BULK
Rated power dissipation(P)	0.333 W
Rated temperature	70 °C
resistance	60400 Ω
Resistor type	FIXED RESISTOR
size code	1210
surface mount	YES
technology	THIN FILM
Temperature Coefficient	50 ppm/°C
Terminal surface	Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
Tolerance	0.1%
Operating Voltage	200 V

Research on A-type digital flaw detection system based on FPGA.pdf: Research on A-type digital flaw detection system based on FPGA.pdf...; zxopenljx EE_FPGA Learning Park

Phase loss detection of three-phase three-wire circuit: [i=s] This post was last edited by New Electrician Seeking Guidance on 2020-4-1 14:10[/i]I am going to make a soft start switch for a three-phase circuit recently, which needs to realize the phase los...; 电工新手求指导 Analog electronics

What is the packaging of integrated circuits? What are the common types of packaging? What are their respective characteristics?: [b][font=宋体][size=4] [/size][/font][/b][b][font=宋体][size=5][color=#0000ff]1. What is the package of integrated circuits? [/color][/size][/font][/b][font=宋体][size=4] [/size][/font] [align=left][color=r...; tiankai001 PCB Design

Vivado prompts [Synth 8-91] ambiguous clock in event control Problem Cause: Comprehensive prompt [Synth 8-91] ambiguous clock in event control. Later it was found that the reason was because the if was written in the always and the else was omitted....; littleshrimp FPGA/CPLD

Simulation and Testbench Design.zip: Simulation and Testbench Design.zip...; zxopenljx EE_FPGA Learning Park

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components