EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

395-022-560-202

Description
Card Edge Connector, 22 Contact(s), 2 Row(s), Female, Right Angle, 0.1 inch Pitch, Surface Mount Terminal, Hole 0.128, Black Insulator,
CategoryThe connector    The connector   
File Size295KB,3 Pages
ManufacturerEDAC
Environmental Compliance
Download Datasheet Parametric View All

395-022-560-202 Online Shopping

Suppliers Part Number Price MOQ In stock  
395-022-560-202 - - View Buy Now

395-022-560-202 Overview

Card Edge Connector, 22 Contact(s), 2 Row(s), Female, Right Angle, 0.1 inch Pitch, Surface Mount Terminal, Hole 0.128, Black Insulator,

395-022-560-202 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145236398898
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6
body width0.37 inch
subject depth0.6 inch
body length1.935 inch
Connector typeCARD EDGE CONNECTOR
Contact point genderFEMALE
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage1697VAC V
Filter functionNO
maximum insertion force4.45 N
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialPOLYETHYLENE/POLYESTER
Plug contact pitch0.1 inch
Mixed contactsNO
Installation option 1HOLE 0.128
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
OptionsGENERAL PURPOSE
Rated current (signal)3 A
GuidelineUL
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts22
UL Flammability Code94V-0
Evacuation force-minimum value0.28 N
A sophomore student who has just learned FPGA for a while and wants to practice something
I want to do something based on FPGA design, but I don’t have a good direction. I hope you can give me some suggestions. Thank you....
阿宝阿阿宝 FPGA/CPLD
ZTE's 7nm chip mass production still needs time to catch up with high-end chip track
Source: Feixiang.comOn October 11, news that ZTE's self-developed 7-nanometer chip had been commercially available attracted outside attention. According to media reports, ZTE Vice President Li Hui re...
eric_wang Domestic Chip Exchange
How to distinguish between active and passive buzzers?
[i=s]This post was last edited by fish001 on 2018-8-28 22:27[/i] [size=4] A small buzzer currently sold on the market is widely used in various electrical equipment, electronic production, and circuit...
fish001 Analogue and Mixed Signal
Comparison of Three Synchronous Designs in FPGA
...
至芯科技FPGA大牛 FPGA/CPLD
Class D Amplifier Design Example
Data introduction: Using switching mode to achieve low-frequency power amplification (i.e. Class D amplification) is to improve efficiency http://www.cndzz.com/user/show/1444.htm...
maker Analog electronics
PROTEL99 Ask
After the schematic is completed, a network table is generated, and then a PCB is created and the network table is imported. There is no error when loading the network table, but why do some component...
wangjixing2006 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号