NCF4024029GC025005-19.44M datasheet, PDF

NCF4024029GC025005-19.44M: DescriptionClipped Sine Output Oscillator, 19.44MHz Nom, LCC, 6 PIN; CategoryPassive components oscillator; File Size675KB，6 Pages; ManufacturerPletronics; Environmental Compliance

Download Datasheet Parametric View All

NCF4024029GC025005-19.44M Overview

Clipped Sine Output Oscillator, 19.44MHz Nom, LCC, 6 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145146118566
package instruction	LCC, 6 PIN
Reach Compliance Code	compliant
YTEOL	3
Ageing	1 PPM/FIRST YEAR
Maximum control voltage	2.5 V
Minimum control voltage	0.5 V
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	5 ppm
frequency stability	2.5%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	6
Nominal operating frequency	19.44 MHz
Maximum operating temperature	50 °C
Minimum operating temperature	-20 °C
Oscillator type	CLIPPED SINE
Output impedance	10000 Ω
Output level	0.8 V
Package body material	CERAMIC
Encapsulate equivalent code	LCC6,.08X.1,52/42
physical size	2.5mm x 2mm x 0.8mm
Maximum slew rate	3 mA
Maximum supply voltage	2.9 V
Minimum supply voltage	2.4 V
Nominal supply voltage	2.8 V
surface mount	YES
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

FAQ_How to test Mesh low power nodes: Author: Lucien KUANG, ST engineerClick to download the pdf document to view:Keywords: BlueNRG-1, BlueNRG-2, Mesh, low power consumptionQuestion: After getting our boards, many friends want to know whe...; nmg ST - Low Power RF

STM32F207: Our company has authentic original factory order (Mouser) stm32f207vet6 1000pcs price preferential, WeChat 1875387499...; chlegay stm32/stm8

How to Suppress Zero Drift in Direct-Coupled Amplifier Circuits: 0 Introduction Direct coupling is the simplest way to connect stages. It is to directly connect the input of the latter stage with the output of the previous stage. The coupling method in which the ou...; led2015 Power technology

FPGA Implementation of Digital Signal Processing.pdf: FPGA Implementation of Digital Signal Processing.pdf...; zxopenljx EE_FPGA Learning Park

Phase-Locked Loop (PLL) Basics: Phase-Locked Loop (PLL) Basics A phase-locked loop is a feedback system in which a voltage-controlled oscillator (VCO) and a phase comparator are connected so that the oscillator can maintain a consta...; qwqwqw2088 Analogue and Mixed Signal

Mir MYC-YT507 development board review: review video summary: Mir MYC-YT507 development board review: unboxing, onboard resources introduction and mirroring experienceMir MYC-YT507 development board review: Play NES games with the FamicomMir MYC-YT507 developmen...; qinyunti Domestic Chip Exchange

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components