EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CHP2512L1001JBW

Description
Res,SMT,Thick Film,1K Ohms,250WV,5% +/-Tol,-200,200ppm TC,2513 Case
CategoryPassive components    The resistor   
File Size146KB,9 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

CHP2512L1001JBW Overview

Res,SMT,Thick Film,1K Ohms,250WV,5% +/-Tol,-200,200ppm TC,2513 Case

CHP2512L1001JBW Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid253163828
package instructionSMT, 2512
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL7.75
structureRectangular
JESD-609 codee0
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.5 mm
Package length6.3 mm
Package formSMT
Package width3.3 mm
method of packingWAFFLE PACK
Rated power dissipation(P)2 W
Rated temperature70 °C
resistance1000 Ω
Resistor typeFIXED RESISTOR
size code2512
surface mountYES
technologyMETAL GLAZE/THICK FILM
Temperature Coefficient200 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance5%
Operating Voltage250 V
Research on A-type digital flaw detection system based on FPGA.pdf
Research on A-type digital flaw detection system based on FPGA.pdf...
zxopenljx EE_FPGA Learning Park
Phase loss detection of three-phase three-wire circuit
[i=s] This post was last edited by New Electrician Seeking Guidance on 2020-4-1 14:10[/i]I am going to make a soft start switch for a three-phase circuit recently, which needs to realize the phase los...
电工新手求指导 Analog electronics
What is the packaging of integrated circuits? What are the common types of packaging? What are their respective characteristics?
[b][font=宋体][size=4] [/size][/font][/b][b][font=宋体][size=5][color=#0000ff]1. What is the package of integrated circuits? [/color][/size][/font][/b][font=宋体][size=4] [/size][/font] [align=left][color=r...
tiankai001 PCB Design
Vivado prompts [Synth 8-91] ambiguous clock in event control Problem Cause
Comprehensive prompt [Synth 8-91] ambiguous clock in event control. Later it was found that the reason was because the if was written in the always and the else was omitted....
littleshrimp FPGA/CPLD
Simulation and Testbench Design.zip
Simulation and Testbench Design.zip...
zxopenljx EE_FPGA Learning Park

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号