SA532303F55NST datasheet, PDF - EEWORLD Datasheet

SA532303F55NST: DescriptionSeries - Fundamental Quartz Crystal, 30.328MHz Nom,; CategoryPassive components Crystal/resonator; File Size313KB，5 Pages; ManufacturerCTS; Environmental Compliance

Download Datasheet Parametric View All

SA532303F55NST Overview

Series - Fundamental Quartz Crystal, 30.328MHz Nom,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145137637265
Reach Compliance Code	compliant
YTEOL	7.23
Other features	AEC-Q200; AT-CUT
Ageing	3 PPM/YEAR
Crystal/Resonator Type	SERIES - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.005%
frequency tolerance	50 ppm
JESD-609 code	e4
Installation features	SURFACE MOUNT
Nominal operating frequency	30.328 MHz
Maximum operating temperature	150 °C
Minimum operating temperature	-40 °C
physical size	5.0mm x 3.2mm x 1.1mm
Series resistance	40 Ω
surface mount	YES
Terminal surface	GOLD OVER NICKEL

As time goes by, I will share with you the useful information I get about power supplies and other things, and keep updating.: As time goes by, I will share with you the useful information I get about power supplies and other things, and keep updating......; wangqingtao Power technology

About USB2.0 plug-in and switch: Can I use a high-speed analog switch such as TS3USB31 to switch DM/DP? According to the 3.0 protocol, the complete insertion/removal process needs to detect the VBus timing, and if only the data line ...; Ejack1979 Integrated technical exchanges

[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communication: [Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communicationBluetooth BLE Application NotesAfter checking the official website, I found the Bluetooth manual and started to learn and unders...; 雨夜很凉快 RF/Wirelessly

xilinx vivado xdc constraint syntax: 1. Purpose of Constraints Introduce the principle of FPGA constraints, understand that the purpose of constraints is to serve the design, to ensure that the design meets the timing requirements, and t...; zxopenljx EE_FPGA Learning Park

Design and Implementation of Digital Video Conversion Interface Based on FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

[AT-START-F403A Evaluation] VI. FreeRTOS system based on IAR security library (sLib) secondary development mode practice: [i=s]This post was last edited by uuxz99 on 2020-10-22 21:47[/i]In the process of implementing the slib function in the previous evaluation, due to the IAR crash problem, a compromise method was used ...; uuxz99 Domestic Chip Exchange

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components