DFXOP4NSM5-20.0MHZ,100/100/E datasheet, PDF

DFXOP4NSM5-20.0MHZ,100/100/E: DescriptionXO, Clock,; CategoryPassive components oscillator; File Size227KB，3 Pages; ManufacturerEuroquartz; Websitehttp://www.euroquartz.co.uk/

Download Datasheet Parametric View All

DFXOP4NSM5-20.0MHZ,100/100/E Overview

XO, Clock,

Parameter Name	Attribute value
Objectid	145007366084
package instruction	SMD, 6 PIN
Reach Compliance Code	compliant
Other features	COMPLEMENTARY OUTPUT; TR; TRAY
maximum descent time	1.5 ns
Frequency Adjustment - Mechanical	NO
frequency stability	100%
Installation features	SURFACE MOUNT
Nominal operating frequency	20 MHz
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
Output load	50 OHM
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	1.5 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	60/40 %

EEWORLD University ---- Simplelink Academy: Introduction to Sensor Controller: Simplelink Academy: Introduction to Sensor Controllers : https://training.eeworld.com.cn/course/4980...; wanglan123 Talking

Hiring embedded engineers: Headhunter Position [Shanghai] Job Responsibilities: 1. Participate in the planning and research and development of the company's intelligent sensors; 2. Responsible for embedded hardware and software...; ff318421749 Recruitment

Does the clock signal return groove have anything to do with the test point location?: Author: Jiang Jie, a member of Yibo Technology Expressway Media Signal grooving, i.e. the non-monotonicity of the edge of the waveform, is a taboo for clocks, especially when it occurs within the thre...; yvonneGan PCB Design

Practical RF training course sharing 1: RF Basics Lecture...; btty038 RF/Wirelessly

NUCLEO-L4R5 CubeMX generated USB CDC cannot be recognized solution: This is the worst one. I think I have been cheated more than once. NUCLEO-L4R5 or other NUCLEO-L4R5 boards should not have high-speed crystal oscillator X2 soldered However, in projects created using ...; littleshrimp stm32/stm8

FPGA Implementation of ECT Image Reconstruction Algorithm: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY