VJ1206Y122JXEBT31X datasheet, PDF

VJ1206Y122JXEBT31X: DescriptionCeramic Capacitor, Multilayer, Ceramic, 500V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.0012uF, 1206,; CategoryPassive components capacitor; File Size180KB，20 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

VJ1206Y122JXEBT31X Overview

Ceramic Capacitor, Multilayer, Ceramic, 500V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.0012uF, 1206,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7119365372
package instruction	, 1206
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.0012 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.7 mm
JESD-609 code	e3
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Plastic, 7 Inch
positive tolerance	5%
Rated (DC) voltage (URdc)	500 V
Guideline	AEC-Q200
size code	1206
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	1.6 mm

[Project source code] FPGA-based snake transplantation: This program transplants the AC6102 snake to the AC620 for display, TFT screen display, and matrix buttons for control. I encountered some problems during the development process, which was really dis...; 小梅哥 Altera SoC

【Perf-V Review】Summary: [i=s]This post was last edited by eew_3sqZMg on 2021-3-16 16:31[/i]It has been more than two months since I got the Pengfeng FPGA development board. During these two months, I gradually became familia...; eew_3sqZMg EE_FPGA Learning Park

MOJO V3 ISE Engineering: ISE newly built MOJO V3 projectStep 1: Launch ISEStep 2: Create a new projectStep 3: Create a new fileStep 4: SynthesisStep 5: Set the pins and save them casually, and then modify the UCF fileAfter ed...; xutong EE_FPGA Learning Park

Using TI DLP technology to drive structured light systems for bin picking accuracy: In industrial environments, parts of different shapes, sizes, materials, and optical properties (such as reflectance, absorption, etc.) need to be processed every day. These parts must be picked and p...; alan000345 TI Technology Forum

Help, AltiumDesigner suddenly doesn't work: I had this problem when I was changing the rotation angle of the device. Now when I click on a layer, it is as if this layer is highlighted, and the other layers are grayed out. If I click on the Top ...; littleshrimp PCB Design

SL11R MCU External Memory Expansion: Abstract: This paper introduces the method and example of external memory expansion of USB interface microcontroller SL11R, and tests the working speed of external SRAM and EDO DRAM. Keywords: MCU SL1...; rain MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components