SIT9045AIU72-XXSKA150.000000E datasheet, PDF

SIT9045AIU72-XXSKA150.000000E: DescriptionLVCMOS Output Clock Oscillator, 150MHz Nom, PQFN, 4 PIN; CategoryPassive components oscillator; File Size789KB，13 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT9045AIU72-XXSKA150.000000E Overview

LVCMOS Output Clock Oscillator, 150MHz Nom, PQFN, 4 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145210714664
package instruction	PQFN, 4 PIN
Reach Compliance Code	unknown
Other features	STANDBY; ENABLE/DISABLE FUNCTION
maximum descent time	2 ns
Frequency Adjustment - Mechanical	NO
frequency stability	25%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	150 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVCMOS
Output load	15 pF
Encapsulate equivalent code	SOLCC4,.08,37
physical size	2.0mm x 1.6mm x 0.85mm
longest rise time	2 ns
Filter level	AEC-Q100
Maximum supply voltage	3.63 V
Minimum supply voltage	2.25 V
surface mount	YES
maximum symmetry	57/43 %
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)

0.96 inch 7-pin oled in msp430 source program: // GND power ground// VCC connects to 5V or 3.3v power// D0 P33 (clock)// D1 P34 (data)// RES connects to P35// DC connects to P32// CS connects to P36#include io430.h#include "oled.h" char e=34,s=27,...; 火辣西米秀 Microcontroller MCU

STM32 control servo motor: I want to make a servo motor controller. The potentiometer controls the rotation angle (or linear motion) of the servo motor. The principle is just like a steering gear. Which hero can make it? I am i...; 11孤狼11 stm32/stm8

Verilog task call: Although initial and always statements cannot appear in a task, task call statements can beused in initial and always statements. The syntax is as follows:task_id[(port 1, port 2, ........, port N)];w...; zxopencc EE_FPGA Learning Park

Overview of the process of programming JIC files on FPGA: The process of burning JIC is actually divided into two steps.The first step is to use the JTAG mode to burn a FLASH Loader firmware into the FPGA;the second step is to use the FLASH Loader firmware t...; 小梅哥 Altera SoC

Recommend a website for testing circuits to everyone!: Let's study together, http://cn.maxim-ic.com/...; fighting Analog electronics

[Evaluation of domestic FPGA Gaoyun GW1N-4 series development board]——8. Using external JTAG downloader (Black Gold USB Cable): [i=s]This post was last edited by gs001588 on 2021-12-28 02:20[/i][Evaluation of domestic FPGA Gaoyun GW1N-4 series development board]——8. Using external JTAG downloader (Black Gold USB Cable)Recently...; gs001588 Domestic Chip Exchange

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components