CT18-6812FXM datasheet, PDF - EEWORLD Datasheet

CT18-6812FXM: DescriptionFixed Resistor, Thin Film, 0.125W, 68100ohm, 150V, 1% +/-Tol, -25,25ppm/Cel, 1206,; CategoryPassive components The resistor; File Size164KB，4 Pages; ManufacturerAAC [American Accurate Components]; Websitehttp://www.aacix.com/; Environmental Compliance

Download Datasheet Parametric View All

CT18-6812FXM Overview

Fixed Resistor, Thin Film, 0.125W, 68100ohm, 150V, 1% +/-Tol, -25,25ppm/Cel, 1206,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	804092591
Reach Compliance Code	compliant
ECCN code	EAR99
structure	Chip
JESD-609 code	e3
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	0.6 mm
Package length	3.2 mm
Package form	SMT
Package width	1.6 mm
method of packing	TR, 13 Inch
Rated power dissipation(P)	0.125 W
resistance	68100 Ω
Resistor type	FIXED RESISTOR
series	CT
size code	1206
technology	THIN FILM
Temperature Coefficient	-25,25 ppm/°C
Terminal surface	Tin (Sn) - with Nickel (Ni) barrier
Tolerance	1%
Operating Voltage	150 V

ESP32-S3 is now available: A few days ago, some netizens asked when ESP32-S3 would be released. Today, I saw someone share that it is on sale and the price is not too low....; dcexpert MicroPython Open Source section

DFI is out! ASUS's first LANPARTY motherboard is exposed: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...; lorant Mobile and portable

New dual-loop 900MHz and 1800MHz frequency band digital tuning system: Abstract: A new digital tuning system composed of DDS+ dual PLL is studied : A loop generates the clock signal required by DDS , and B loop generates high-frequency output. B loop makes the tuner outp...; feifei FPGA/CPLD

DC grounding detection system based on MSP430: The DC power supply system is mainly responsible for supplying power to control equipment, protection equipment, etc. in the process of power production. Insulation degradation and DC bus grounding ar...; fish001 Microcontroller MCU

Can't the same vivado project have multiple simulation files?: A new vivado project file was created. At the beginning, it only had uv_calculation and simulation file vtf_uv_calculation. After simulation, there is no problem with the waveform. Later, scaler_3to2 ...; 1nnocent EE_FPGA Learning Park

You are my eyes: ambient light sensor: [i=s]This post was last edited by alan000345 on 2019-2-15 11:59[/i] [align=left][color=rgb(85, 85, 85)][font=微软雅黑][size=3]When night falls, there is a pair of "eyes" on the car dashboard that silently...; alan000345 TI Technology Forum

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components