D10BU390J5SB datasheet, PDF - EEWORLD Datasheet

D10BU390J5SB: DescriptionCeramic Capacitor, Ceramic, 50V, 5% +Tol, 5% -Tol, BU, 0.000039uF, 0101,; CategoryPassive components capacitor; File Size217KB，4 Pages; ManufacturerKnowles; Websitehttp://www.knowles.com; Environmental Compliance

Download Datasheet Parametric View All

D10BU390J5SB Overview

Ceramic Capacitor, Ceramic, 50V, 5% +Tol, 5% -Tol, BU, 0.000039uF, 0101,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	865910664
package instruction	, 0101
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.000039 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.102 mm
length	0.254 mm
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	10 °C
Package form	Axial
method of packing	Waffle Pack
positive tolerance	5%
Rated (DC) voltage (URdc)	50 V
series	DI-CAP(OTHER)
size code	0101
Temperature characteristic code	BU
width	0.254 mm

Research on A-type digital flaw detection system based on FPGA.pdf: Research on A-type digital flaw detection system based on FPGA.pdf...; zxopenljx EE_FPGA Learning Park

Phase loss detection of three-phase three-wire circuit: [i=s] This post was last edited by New Electrician Seeking Guidance on 2020-4-1 14:10[/i]I am going to make a soft start switch for a three-phase circuit recently, which needs to realize the phase los...; 电工新手求指导 Analog electronics

What is the packaging of integrated circuits? What are the common types of packaging? What are their respective characteristics?: [b][font=宋体][size=4] [/size][/font][/b][b][font=宋体][size=5][color=#0000ff]1. What is the package of integrated circuits? [/color][/size][/font][/b][font=宋体][size=4] [/size][/font] [align=left][color=r...; tiankai001 PCB Design

Vivado prompts [Synth 8-91] ambiguous clock in event control Problem Cause: Comprehensive prompt [Synth 8-91] ambiguous clock in event control. Later it was found that the reason was because the if was written in the always and the else was omitted....; littleshrimp FPGA/CPLD

Simulation and Testbench Design.zip: Simulation and Testbench Design.zip...; zxopenljx EE_FPGA Learning Park

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components