UDBA31-L2-CA datasheet, PDF - EEWORLD Datasheet

UDBA31-L2-CA: DescriptionD Type Connector, 25 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle; CategoryThe connector The connector; File Size282KB，4 Pages; ManufacturerFOXCONN; Websitehttp://www.fit-foxconn.com/

Download Datasheet Parametric View All

UDBA31-L2-CA Overview

D Type Connector, 25 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle

Parameter Name	Attribute value
Objectid	1149588194
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	CERAMIC CAPACITIVE FILTER
body width	0.494 inch
subject depth	0.43 inch
body length	2.089 inch
Body/casing type	RECEPTACLE
Contact to complete cooperation	AU
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact resistance	10 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	50VDC V
Filter function	YES
maximum insertion force	3.336 N
Insulation resistance	5000000000 Ω
insulator material	GLASS FILLED POLYESTER
Manufacturer's serial number	UD
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	CLINCH NUT
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	FLASH inch
Rated current (signal)	5 A
Guideline	UL
reliability	COMMERCIAL
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	25
Evacuation force-minimum value	.2224 N

[RISC-V] Domestic IDE MRS V1.50+JLink! GD32VF103 development practice: [i=s]This post was last edited by Moiiiiilter on 2021-7-16 11:14[/i]Previously, the onboard LINK debugging and downloading of GD32VF103C_START felt very slow. Recently, I found that the latest V1.50 v...; Moiiiiilter Domestic Chip Exchange

28335 Clock, peripheral and register configuration: 1. Clock generation process The external clock or external crystal oscillator provides the clock source OSCCLK to the F28335, enabling the on-chip PLL circuit of the F28335. The PLL circuit multiplies...; Jacktang Microcontroller MCU

The problem of too small spacing between chip leads in AD: [i=s]This post was last edited by yjguohua on 2019-2-20 10:00[/i] [color=#001000][backcolor=rgb(255, 255, 255)]Because the chip pin spacing is less than 10mil, the pad lead spacing is too small, and a...; yjguohua PCB Design

ARM+DSP+IPU heterogeneous multi-core processors communicate between cores through IPC components: ##ARM+DSP+IPU heterogeneous multi-core processors communicate between cores through IPC components###1. IPC inter-core communication IPC (Inter-Processor Communication) provides an API that is indepen...; bqgup Innovation Lab

What is overshoot? How to solve the problem of overshoot in high-speed circuit signals: 1. What is overshoot? 　　When a faster signal drives a longer trace and there is no effective matching in the trace topology, overshoot often occurs. The main problem caused by overshoot is that the "1...; fish001 Analogue and Mixed Signal

"Operational Amplifier Parameter Analysis and LTspice Application Simulation" 3. Chapter 2 Phase Margin: I have never heard of phase margin, because the op amp circuits I have come into contact with do not have capacitors. They are all simple circuits. Now I think about it and I feel a little scared. I t...; ddllxxrr Analog electronics

Popular Components