EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SQS16A6811JS

Description
Array/Network Resistor, Isolated, Thin Film, 0.6W, 100V, 5% +/-Tol, 100ppm/Cel, Surface Mount, QSOP
CategoryPassive components    The resistor   
File Size119KB,4 Pages
ManufacturerTT Electronics plc
Websitehttp://www.ttelectronics.com/
Download Datasheet Parametric View All

SQS16A6811JS Overview

Array/Network Resistor, Isolated, Thin Film, 0.6W, 100V, 5% +/-Tol, 100ppm/Cel, Surface Mount, QSOP

SQS16A6811JS Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionQSOP
Reach Compliance Codecompliant
Other featuresPRECISION
Component power consumption0.1 W
The first element resistor6810 Ω
JESD-609 codee0
Manufacturer's serial numberSQS16A
Installation featuresSURFACE MOUNT
Network TypeISOLATED
Number of components1
Number of functions8
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTUBE
Rated power dissipation(P)0.6 W
Rated temperature70 °C
Resistor typeARRAY/NETWORK RESISTOR
surface mountYES
technologyTHIN FILM
Temperature Coefficient100 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeGULL WING
Tolerance5%
Operating Voltage100 V
About USB2.0 plug-in and switch
Can I use a high-speed analog switch such as TS3USB31 to switch DM/DP? According to the 3.0 protocol, the complete insertion/removal process needs to detect the VBus timing, and if only the data line ...
Ejack1979 Integrated technical exchanges
[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communication
[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communicationBluetooth BLE Application NotesAfter checking the official website, I found the Bluetooth manual and started to learn and unders...
雨夜很凉快 RF/Wirelessly
xilinx vivado xdc constraint syntax
1. Purpose of Constraints Introduce the principle of FPGA constraints, understand that the purpose of constraints is to serve the design, to ensure that the design meets the timing requirements, and t...
zxopenljx EE_FPGA Learning Park
[AT-START-F403A Evaluation] VI. FreeRTOS system based on IAR security library (sLib) secondary development mode practice
[i=s]This post was last edited by uuxz99 on 2020-10-22 21:47[/i]In the process of implementing the slib function in the previous evaluation, due to the IAR crash problem, a compromise method was used ...
uuxz99 Domestic Chip Exchange
Function parameter definition generated by Microchip Harmony
Using the IO port setting function generated by Microchip Harmony, how to give the value of the following mask parameter? ? Set the digital IO port to 1 void SYS_PORTS_Set( PORTS_MODULE_ID index, PORT...
rayhui100 Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号