7101P4DV31RES2 datasheet, PDF - EEWORLD Datasheet

7101P4DV31RES2: DescriptionTOGGLE SWITCH,STRAIGHT,SPDT,ON-ON,PC TAIL TERMINAL,TOGGLE,7; CategoryMechanical and electronic products switch; File Size1MB，14 Pages; ManufacturerC&K Components; Environmental Compliance

Download Datasheet Parametric View All

7101P4DV31RES2 Overview

TOGGLE SWITCH,STRAIGHT,SPDT,ON-ON,PC TAIL TERMINAL,TOGGLE,7

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	not_compliant
ECCN code	EAR99
Actuator angle	25 deg
Actuator color	CHROME
Actuator length	0.25 inch
Actuator material	BRASS
Actuator type	TOGGLE
body width	8.128 mm
body height	11.684 mm
Body length or diameter	15.748 mm
Nozzle length	0.35 inch
Casing type	1/4-40
center contact material	COPPER ALLOY
Center contact plating	GOLD OVER NICKEL
Contact (AC) maximum rated R load	2A@250VAC
Maximum contact current (AC)	2 A
Maximum contact current (DC)	5 A
Contact (DC) maximum rated power R load	0.4VA@20VDC
Contact (DC) maximum rated R load	5A@28VDC
Contact function	ON-ON
Contact resistance	0.01 mΩ
Maximum contact voltage (AC)	250 V
Maximum contact voltage (DC)	28 V
Dielectric withstand voltage	1400VAC V
Electrical life	100000 Cycle(s)
End contact material	COIN SILVER
End contact plating	GOLD OVER NICKEL
Shell material	STAINLESS STEEL
Insulation resistance	1000000000 Ω
JESD-609 code	e3
Manufacturer's serial number	7000
Installation features	THROUGH HOLE-STRAIGHT
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
PCB hole count	7
seal	EPOXY
Solderability	MIL-STD
surface mount	NO
switch function	SPDT
Switch type	TOGGLE SWITCH
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal length	0.185 inch
Terminal material	COPPER ALLOY
Termination type	SOLDER

Research on A-type digital flaw detection system based on FPGA.pdf: Research on A-type digital flaw detection system based on FPGA.pdf...; zxopenljx EE_FPGA Learning Park

Phase loss detection of three-phase three-wire circuit: [i=s] This post was last edited by New Electrician Seeking Guidance on 2020-4-1 14:10[/i]I am going to make a soft start switch for a three-phase circuit recently, which needs to realize the phase los...; 电工新手求指导 Analog electronics

What is the packaging of integrated circuits? What are the common types of packaging? What are their respective characteristics?: [b][font=宋体][size=4] [/size][/font][/b][b][font=宋体][size=5][color=#0000ff]1. What is the package of integrated circuits? [/color][/size][/font][/b][font=宋体][size=4] [/size][/font] [align=left][color=r...; tiankai001 PCB Design

Vivado prompts [Synth 8-91] ambiguous clock in event control Problem Cause: Comprehensive prompt [Synth 8-91] ambiguous clock in event control. Later it was found that the reason was because the if was written in the always and the else was omitted....; littleshrimp FPGA/CPLD

Simulation and Testbench Design.zip: Simulation and Testbench Design.zip...; zxopenljx EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components