EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

RNR55C4751FRM7665

Description
RES,AXIAL,METAL FILM,4.75K OHMS,200WV,1% +/-TOL,-50,50PPM TC
CategoryPassive components    The resistor   
File Size90KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

RNR55C4751FRM7665 Overview

RES,AXIAL,METAL FILM,4.75K OHMS,200WV,1% +/-TOL,-50,50PPM TC

RNR55C4751FRM7665 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
package instructionAxial,
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresHERMATICALLY SEALED, PRECISION
structureTubular
JESD-609 codee0
Lead diameter0.635 mm
Lead length38.1 mm
Installation featuresTHROUGH HOLE MOUNT
Number of terminals2
Maximum operating temperature175 °C
Package diameter2.77 mm
Package length6.35 mm
Package formAxial
method of packingBULK
Rated power dissipation(P)0.1 W
Rated temperature125 °C
GuidelineMIL-PRF-55182
resistance4750 Ω
Resistor typeFIXED RESISTOR
surface mountNO
technologyMETAL FILM
Temperature Coefficient50 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeWIRE
Tolerance1%
Operating Voltage200 V
[Audio recognizer based on GD32F350RB] 2. Test whether GD32F3xx can support edge computing
[i=s]This post was last edited by Beifang on 2018-9-20 11:56[/i] 1. In the design of the next generation of electronic products, edge computing is currently the most cutting-edge perspective. This is ...
北方 GD32 MCU
Research on A-type digital flaw detection system based on FPGA.pdf
Research on A-type digital flaw detection system based on FPGA.pdf...
zxopenljx EE_FPGA Learning Park
Phase loss detection of three-phase three-wire circuit
[i=s] This post was last edited by New Electrician Seeking Guidance on 2020-4-1 14:10[/i]I am going to make a soft start switch for a three-phase circuit recently, which needs to realize the phase los...
电工新手求指导 Analog electronics
What is the packaging of integrated circuits? What are the common types of packaging? What are their respective characteristics?
[b][font=宋体][size=4] [/size][/font][/b][b][font=宋体][size=5][color=#0000ff]1. What is the package of integrated circuits? [/color][/size][/font][/b][font=宋体][size=4] [/size][/font] [align=left][color=r...
tiankai001 PCB Design
Vivado prompts [Synth 8-91] ambiguous clock in event control Problem Cause
Comprehensive prompt [Synth 8-91] ambiguous clock in event control. Later it was found that the reason was because the if was written in the always and the else was omitted....
littleshrimp FPGA/CPLD
Simulation and Testbench Design.zip
Simulation and Testbench Design.zip...
zxopenljx EE_FPGA Learning Park

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号