ABLS-24.000MHZ-D-3-R-T2 datasheet, PDF

ABLS-24.000MHZ-D-3-R-T2: DescriptionParallel - Fundamental Quartz Crystal, 24MHz Nom, HC/49US, SMD, 2 PIN; CategoryPassive components Crystal/resonator; File Size1MB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABLS-24.000MHZ-D-3-R-T2 Overview

Parallel - Fundamental Quartz Crystal, 24MHz Nom, HC/49US, SMD, 2 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Abracon
package instruction	HC/49US, SMD, 2 PIN
Reach Compliance Code	compliant
Other features	AT CUT; TR, 13 INCH
Ageing	5 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.015%
frequency tolerance	25 ppm
JESD-609 code	e3
load capacitance	18 pF
Installation features	SURFACE MOUNT
Nominal operating frequency	24 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
physical size	L11.4XB4.7XH4.2 (mm)/L0.449XB0.185XH0.165 (inch)
Series resistance	40 Ω
surface mount	YES
Terminal surface	Matte Tin (Sn)

Share a book on control system design: It is oriented towards control system design and is more interesting than control theory....; freebsder Embedded System

National IC Designer Certification Examination FAQs are hot! Haha: http://www.zfa.cn 2005-09-09 China Development Network reported1. What is IC design?Answer: IC design is simply hardware circuit design. Designers propose design ideas based on design requirements, an...; fighting FPGA/CPLD

The concepts of FPGA and ASIC, their differences: [backcolor=white][size=4][color=#000000](In today's electronic devices, the application of integrated circuits has become more and more extensive, involving almost every electronic device. Integrated ...; fish001 Analogue and Mixed Signal

How to add own image processing operations to the zynq video pipeline?: As the title says, I have now established a video channel on ZYNQ: The general situation of the channel is as follows:/************config hls ip********/ voidConfigureHlsIP(XImgprocess_top *ImgProcess...; 六安飞雨 FPGA/CPLD

BlueSign AB32VG1 RISC-V Development Board DIY Project Challenge: BlueSign AB32VG1 RISC-V Development Board DIY Project Challenge...; 火辣西米秀 Domestic Chip Exchange

There is a 2G module with 1800M exceeding the standard by 1DB. Has anyone encountered this? Please share your experience.: There is a 2G module with 1800M exceeding the standard by 1DB. Has anyone encountered this? Please share your experience....; QWE4562009 Test/Measurement

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components