MSM514101BL-60ZS datasheet, PDF

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > storage> storage> MSM514101BL-60ZS

MSM514101BL-60ZS: DescriptionNibble Mode DRAM, 4MX1, 60ns, CMOS, PZIP20; Categorystorage storage; File Size727KB，15 Pages; ManufacturerLAPIS Semiconductor Co., Ltd.

Download Datasheet Parametric Compare View All

MSM514101BL-60ZS Overview

Nibble Mode DRAM, 4MX1, 60ns, CMOS, PZIP20

MSM514101BL-60ZS Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	LAPIS Semiconductor Co., Ltd.
package instruction	ZIP, ZIP20,.1
Reach Compliance Code	unknow
ECCN code	EAR99
Maximum access time	60 ns
I/O type	SEPARATE
JESD-30 code	R-PZIP-T20
JESD-609 code	e0
memory density	4194304 bi
Memory IC Type	NIBBLE MODE DRAM
memory width	1
Number of terminals	20
word count	4194304 words
character code	4000000
Maximum operating temperature	70 °C
Minimum operating temperature
organize	4MX1
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	ZIP
Encapsulate equivalent code	ZIP20,.1
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
refresh cycle	1024
Maximum standby current	0.0002 A
Maximum slew rate	0.1 mA
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	1.27 mm
Terminal location	ZIG-ZAG

MSM514101BL-60ZS Related Products

	MSM514101BL-60ZS	MSM514101AL-10SJ	MSM514101A-70SJ	MSM514101AL-80ZS	MSM514101AL-70SJ	MSM514101A-80SJ
Description	Nibble Mode DRAM, 4MX1, 60ns, CMOS, PZIP20	Nibble Mode DRAM, 4MX1, 100ns, CMOS, PDSO20	Nibble Mode DRAM, 4MX1, 70ns, CMOS, PDSO20	Nibble Mode DRAM, 4MX1, 80ns, CMOS, PZIP20	Nibble Mode DRAM, 4MX1, 70ns, CMOS, PDSO20	Nibble Mode DRAM, 4MX1, 80ns, CMOS, PDSO20
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
package instruction	ZIP, ZIP20,.1	SOJ, SOJ20/26,.34	SOJ, SOJ20/26,.34	ZIP, ZIP20,.1	SOJ, SOJ20/26,.34	SOJ, SOJ20/26,.34
Reach Compliance Code	unknow	unknown	unknown	unknown	unknown	unknown
Maximum access time	60 ns	100 ns	70 ns	80 ns	70 ns	80 ns
I/O type	SEPARATE	SEPARATE	SEPARATE	SEPARATE	SEPARATE	SEPARATE
JESD-30 code	R-PZIP-T20	R-PDSO-J20	R-PDSO-J20	R-PZIP-T20	R-PDSO-J20	R-PDSO-J20
JESD-609 code	e0	e0	e0	e0	e0	e0
memory density	4194304 bi	4194304 bit	4194304 bit	4194304 bit	4194304 bit	4194304 bit
Memory IC Type	NIBBLE MODE DRAM	NIBBLE MODE DRAM	NIBBLE MODE DRAM	NIBBLE MODE DRAM	NIBBLE MODE DRAM	NIBBLE MODE DRAM
memory width	1	1	1	1	1	1
Number of terminals	20	20	20	20	20	20
word count	4194304 words	4194304 words	4194304 words	4194304 words	4194304 words	4194304 words
character code	4000000	4000000	4000000	4000000	4000000	4000000
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	4MX1	4MX1	4MX1	4MX1	4MX1	4MX1
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	ZIP	SOJ	SOJ	ZIP	SOJ	SOJ
Encapsulate equivalent code	ZIP20,.1	SOJ20/26,.34	SOJ20/26,.34	ZIP20,.1	SOJ20/26,.34	SOJ20/26,.34
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE
power supply	5 V	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	1024	1024	1024	1024	1024	1024
Maximum standby current	0.0002 A	0.0002 A	0.001 A	0.0002 A	0.0002 A	0.001 A
Maximum slew rate	0.1 mA	0.07 mA	0.09 mA	0.08 mA	0.09 mA	0.08 mA
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	NO	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	J BEND	J BEND	THROUGH-HOLE	J BEND	J BEND
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	ZIG-ZAG	DUAL	DUAL	ZIG-ZAG	DUAL	DUAL
Maker	LAPIS Semiconductor Co., Ltd.	-	LAPIS Semiconductor Co., Ltd.	LAPIS Semiconductor Co., Ltd.	LAPIS Semiconductor Co., Ltd.	LAPIS Semiconductor Co., Ltd.

Recommended Resources

Pulse sequence detector circuit diagram

Teraoka SM80 electronic scale power supply circuit diagram

three phase detector

8279 keyboard with button functionality

Phase failure and phase sequence monitor circuit diagram

Temperature window over-limit alarm circuit (MAX6502/4)

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components