951703YGLF-T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 951703YGLF-T

951703YGLF-T: DescriptionProcessor Specific Clock Generator, 100MHz, CMOS, PDSO56; CategoryThe embedded processor and controller Microcontrollers and processors; File Size161KB，17 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

951703YGLF-T Overview

Processor Specific Clock Generator, 100MHz, CMOS, PDSO56

951703YGLF-T Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
package instruction	TSSOP,
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	R-PDSO-G56
JESD-609 code	e3
length	14 mm
Number of terminals	56
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum output clock frequency	100 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
Master clock/crystal nominal frequency	14.318 MHz
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	6.1 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC

951703YGLF-T Related Products

	951703YGLF-T	ICS951703YF-T	ICS951703YG-T	951703YFLF-T	ICS951703YFLF-T	ICS951703YGLF-T
Description	Processor Specific Clock Generator, 100MHz, CMOS, PDSO56	Processor Specific Clock Generator, 100MHz, PDSO56, 0.300 INCH, SSOP-56	Processor Specific Clock Generator, 100MHz, PDSO56, 6.10 MM, 0.50 MM PITCH, TSSOP-56	Processor Specific Clock Generator, 100MHz, CMOS, PDSO56	Processor Specific Clock Generator, 100MHz, PDSO56, 0.300 INCH, SSOP-56	Processor Specific Clock Generator, 100MHz, PDSO56, 6.10 MM, 0.50 MM PITCH, TSSOP-56
Is it Rohs certified?	conform to	incompatible	incompatible	conform to	conform to	conform to
package instruction	TSSOP,	SSOP,	TSSOP,	SSOP,	SSOP,	TSSOP,
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant
JESD-30 code	R-PDSO-G56	R-PDSO-G56	R-PDSO-G56	R-PDSO-G56	R-PDSO-G56	R-PDSO-G56
JESD-609 code	e3	e0	e0	e3	e3	e3
length	14 mm	18.415 mm	14 mm	18.415 mm	18.415 mm	14 mm
Number of terminals	56	56	56	56	56	56
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Maximum output clock frequency	100 MHz	100 MHz	100 MHz	100 MHz	100 MHz	100 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	SSOP	TSSOP	SSOP	SSOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	225	240	260	260	260
Master clock/crystal nominal frequency	14.318 MHz	14.318 MHz	14.318 MHz	14.318 MHz	14.318 MHz	14.318 MHz
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	2.794 mm	1.2 mm	2.794 mm	2.794 mm	1.2 mm
Maximum supply voltage	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Matte Tin (Sn)	TIN LEAD	TIN LEAD	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.635 mm	0.5 mm	0.635 mm	0.635 mm	0.5 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	30	20	30	30	30
width	6.1 mm	7.5 mm	6.1 mm	7.5 mm	7.5 mm	6.1 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC
Maker	IDT (Integrated Device Technology)	-	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
ECCN code	EAR99	EAR99	EAR99	-	EAR99	EAR99
Is it lead-free?	-	Contains lead	Contains lead	-	Lead free	Lead free
Parts packaging code	-	SSOP	TSSOP	-	SSOP	TSSOP
Contacts	-	56	56	-	56	56

Recommended Resources

One of the touch anti-theft alarm circuits

Application of TCA785 in single-phase semi-controlled rectification system

AFT circuit

Switching Buck Regulator Circuit Diagram

Design circuit diagram using voltage regulator tube

Refrigerator shell live alarm circuit

Baidu MP3: The number one song on Baidu MP3 is "Dancing Girl". Why do I feel that this song by Jolin Tsai is just so-so? Not as good as "36 Strategies of Love"!...; gaoyanmei Talking

I heard that USB has built-in CRC verification. Does the USB virtual serial port not need verification?: As the title says, If I use a USB virtual serial port, can I protect the data correctly without setting odd or even parity check? Because USB has built-in CRC check?...; vincent.liu stm32/stm8

Share some public closed-loop stepper data collected: The attachment is too large, please put it in EE Download Center https://download.eeworld.com.cn/detail/freebsder/623182...; freebsder Motor Drive Control（Motor Control）

EEWORLD University - Video tutorial on how to use a tablet oscilloscope: Video tutorial on how to use a tablet oscilloscope : https://training.eeworld.com.cn/course/5738...; Micsig麦科信 Test/Measurement

TI multi-core DSP C66XX development experience: 1. The Prolife tool under ccs5.1---Tools provides analysis of L2 and L1D. 2. For L1 P, spru187t under \ccsv5\tools\compiler\c6000\doc contains an introduction to cache layout tools, which can optimize...; Aguilera DSP and ARM Processors

Performance and application areas of 2.4G wireless RF chip Si24R1-Technical Documentation: Si24R1 is a single-chip wireless transceiver chip that works in the 2.4~2.5GHz universal ISM frequency band. The wireless transceiver includes: frequency generator , integrated embedded ARQ baseband p...; DNIC RF/Wirelessly

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components