EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CCN753R9D50V7R4

Description
Ceramic Capacitor, Ceramic, 50V, 12.8205% +Tol, 12.8205% -Tol, N75, -75ppm/Cel TC, 0.0000039uF, 1612,
CategoryPassive components    capacitor   
File Size331KB,6 Pages
ManufacturerMeritek Electronics
Websitehttp://www.meritekusa.com
Environmental Compliance
Download Datasheet Parametric View All

CCN753R9D50V7R4 Overview

Ceramic Capacitor, Ceramic, 50V, 12.8205% +Tol, 12.8205% -Tol, N75, -75ppm/Cel TC, 0.0000039uF, 1612,

CCN753R9D50V7R4 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMeritek Electronics
package instruction, 1612
Reach Compliance Codeunknow
ECCN codeEAR99
capacitance0.0000039 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high4 mm
JESD-609 codee2
length4 mm
negative tolerance12.8205%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
Package formRadial
method of packingTR
positive tolerance12.8205%
Rated (DC) voltage (URdc)50 V
seriesCC
size code1612
Temperature characteristic codeN75
Temperature Coefficient-75ppm/Cel ppm/°C
Terminal surfaceTin/Copper (Sn/Cu)
Terminal pitch7.62 mm
width3 mm
STM32F207
Our company has authentic original factory order (Mouser) stm32f207vet6 1000pcs price preferential, WeChat 1875387499...
chlegay stm32/stm8
How to Suppress Zero Drift in Direct-Coupled Amplifier Circuits
0 Introduction Direct coupling is the simplest way to connect stages. It is to directly connect the input of the latter stage with the output of the previous stage. The coupling method in which the ou...
led2015 Power technology
FPGA Implementation of Digital Signal Processing.pdf
FPGA Implementation of Digital Signal Processing.pdf...
zxopenljx EE_FPGA Learning Park
Phase-Locked Loop (PLL) Basics
Phase-Locked Loop (PLL) Basics A phase-locked loop is a feedback system in which a voltage-controlled oscillator (VCO) and a phase comparator are connected so that the oscillator can maintain a consta...
qwqwqw2088 Analogue and Mixed Signal
Mir MYC-YT507 development board review: review video summary
Mir MYC-YT507 development board review: unboxing, onboard resources introduction and mirroring experienceMir MYC-YT507 development board review: Play NES games with the FamicomMir MYC-YT507 developmen...
qinyunti Domestic Chip Exchange
【GD32450I-EVAL】+ 03 Basic usage of library functions - taking key interrupt as an example
[i=s]This post was last edited by DDZZ669 on 2020-9-18 22:05[/i]The previous article " 【GD32450I-EVAL】+ 02 Software Development Environment Configuration (KEIL 5) and Running Light Test " introduced t...
DDZZ669 GD32 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号