A1405T-250NS-BW datasheet, PDF

A1405T-250NS-BW: DescriptionActive Delay Line, 1-Func, 5-Tap, PDIP6, DIP-8/6; Categorylogic logic; File Size84KB，1 Pages; ManufacturerRCD Components Inc.; Websitehttp://www.rcdcomponents.com/; Environmental Compliance

Download Datasheet Parametric View All

A1405T-250NS-BW Overview

Active Delay Line, 1-Func, 5-Tap, PDIP6, DIP-8/6

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	RCD Components Inc.
Parts packaging code	DIP
package instruction	DIP-8/6
Contacts	8/6
Reach Compliance Code	compliant
JESD-30 code	R-PDIP-T6
JESD-609 code	e3
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	5
Number of terminals	6
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	6.35 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	250 ns
width	7.62 mm

SparkRoad-V Thermal Imaging Multi-Palette Screen Display: Last time, I completed SparkRoad to display thermal imaging data on the monitor. Anlu SparkRoad-V thermal imaging data acquisition and display , because the minimum resolution of the monitor can only ...; littleshrimp Domestic Chip Exchange

Protecting Your IP Cores - Part I Soft IP Cores, Chapter 3: Obfuscating Hardware Design at the Architectural or Layout Level: Protecting Your IP Cores - Part 1 Soft IP Cores, Chapter 3: Obfuscation of Hardware DesignStructural or layout level hardware (IP) obfuscationStructural obfuscation is the process of hiding the identi...; modemdesign Integrated technical exchanges

Single board input voltage overvoltage protection against mis-insertion?: Single board input voltage overvoltage protection against mis-insertion, has anyone done similar circuit protection? Currently, the single board we are making has a 12V input, but it is the same size ...; gurou1 Power technology

EEWORLD University ---- TI-RSLK Module 3 - ARM Cortex M: TI-RSLK Module 3 - ARM Cortex M : https://training.eeworld.com.cn/course/4662...; hi5 Industrial Control Electronics

Application of diode emulation mode in synchronous buck: High efficiency and miniaturization have always been the two directions of power supply development. The outstanding performance of synchronous BUCK in these two aspects has also been used in more and...; qwqwqw2088 Analogue and Mixed Signal

What kind of signal does PA2 and PA3 give, so that VOUT can output a voltage of about 50V? And the waveform is controllable (pulse width, frequency, period...: What kind of signals do PA2 and PA3 give, so that VOUT can output a voltage of about 50V? And the waveform is controllable (pulse width, frequency, period, amplitude, etc.) VO1 and VO2 are differentia...; QWE4562009 Power technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components