CDPCLK4 datasheet, PDF - EEWORLD Datasheet

CDPCLK4: DescriptionFPGA, 39600 CLBS, PBGA484; Categorysemiconductor Programmable logic devices; File Size6MB，274 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

CDPCLK4 Overview

FPGA, 39600 CLBS, PBGA484

Parameter Name	Attribute value
Number of functions	1
Number of terminals	484
Maximum operating temperature	125 Cel
Minimum operating temperature	-40 Cel
Maximum supply/operating voltage	2.62 V
Minimum supply/operating voltage	2.38 V
Rated supply voltage	2.5 V
Processing package description	LEAD FREE, MS-034, FBGA-484
state	ACTIVE
packaging shape	SQUARE
Package Size	GRID ARRAY
surface mount	Yes
Terminal form	BALL
Terminal spacing	1 mm
terminal coating	NOT SPECIFIED
Terminal location	BOTTOM
Packaging Materials	PLASTIC/EPOXY
Temperature level	AUTOMOTIVE
organize	39600 CLBS
Number of configurable logic modules	39600
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY

How much more current can a power circuit carry when the window is opened than when the window is not opened?: It is said that opening windows in circuits can facilitate the passage of large currents. Could you please tell me how much more current can be passed with windows in circuits than without windows?...; Knight97538 Power technology

STC opens the M0 core microcontroller: I talked to a forum engineer about Guoxin a while ago, and talked about the expiration of M0 and the open sourceToday, I accidentally touched upon STC's family. There was no reason. I was just excited...; nmg Domestic Chip Exchange

8-inch screen problem: My company is going to do a project and needs an 8-inch touch screen. I am going to buy an 8-inch screen and asked the seller for technical support. They said that STM32 cannot support such a high-res...; chenbingjy stm32/stm8

MSP430 clock problem: After the microcontroller is powered on, if the clock system is not set, the default 800 kHz DCOCLK is used as the clock source of MCLK and SMCLK, and LFXT1 is connected to a 32768 Hz crystal and work...; fish001 Microcontroller MCU

[Perf-V Evaluation] Program Construction and CoreMark Porting on E203 SOC: In the previous post, I used GCC to compile a piece of code to operate the GPIO of the E203 SOC, and then used the openocd debugging tool to write the binary directly into the ITCM memory of the E203,...; cruelfox FPGA/CPLD

OVP Circuit Design in TPS92692-Q1 Buck-Boost Circuit: [i=s]This post was last edited by qwqwqw2088 on 2020-7-31 08:21[/i]Since it can be designed into various topologies such as Boost, Buck-Boost, SEPIC, etc., it has been widely used in automotive LED li...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components