FPGA, PBGA1020
| Parameter Name | Attribute value |
| Is it lead-free? | Lead free |
| Is it Rohs certified? | conform to |
| Maker | Altera (Intel) |
| Parts packaging code | BGA |
| package instruction | BGA, |
| Contacts | 1020 |
| Reach Compliance Code | compli |
| Is Samacsys | N |
| JESD-30 code | S-PBGA-B1020 |
| JESD-609 code | e1 |
| length | 33 mm |
| Number of terminals | 1020 |
| Package body material | PLASTIC/EPOXY |
| encapsulated code | BGA |
| Package shape | SQUARE |
| Package form | GRID ARRAY |
| Peak Reflow Temperature (Celsius) | 245 |
| Programmable logic type | FIELD PROGRAMMABLE GATE ARRAY |
| Certification status | Not Qualified |
| Maximum seat height | 3.5 mm |
| Maximum supply voltage | 1.575 V |
| Minimum supply voltage | 1.425 V |
| Nominal supply voltage | 1.5 V |
| surface mount | YES |
| technology | CMOS |
| Terminal surface | TIN SILVER COPPER |
| Terminal form | BALL |
| Terminal pitch | 1 mm |
| Terminal location | BOTTOM |
| Maximum time at peak reflow temperature | 40 |
| width | 33 mm |
| Base Number Matches | 1 |
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
circle
京公网安备 11010802033920号
EEWORLD