RS5RJ5325A-T1 datasheet, PDF - EEWORLD Datasheet

RS5RJ5325A-T1: DescriptionSwitching Regulator, Voltage-mode, 0.25A, 120kHz Switching Freq-Max, CMOS, PDSO8, 1.27 MM PITCH, SOP-8; CategoryPower/power management The power supply circuit; File Size1010KB，29 Pages; ManufacturerRICOH Electronic Devices Co., Ltd.

Download Datasheet Parametric View All

RS5RJ5325A-T1 Overview

Switching Regulator, Voltage-mode, 0.25A, 120kHz Switching Freq-Max, CMOS, PDSO8, 1.27 MM PITCH, SOP-8

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	RICOH Electronic Devices Co., Ltd.
Parts packaging code	SOIC
package instruction	LSOP,
Contacts	8
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	DETECTOR VOLTAGE = 2.5 VOLT
Analog Integrated Circuits - Other Types	SWITCHING REGULATOR
control mode	VOLTAGE-MODE
Control Technology	PULSE FREQUENCY MODULATION
Maximum input voltage	10 V
Minimum input voltage	1.2 V
JESD-30 code	R-PDSO-G8
JESD-609 code	e0
length	5.2 mm
Number of functions	1
Number of terminals	8
Maximum operating temperature	80 °C
Minimum operating temperature	-30 °C
Maximum output current	0.25 A
Nominal output voltage	5.3 V
Package body material	PLASTIC/EPOXY
encapsulated code	LSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, LOW PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.7 mm
surface mount	YES
Switch configuration	BOOST
Maximum switching frequency	120 kHz
technology	CMOS
Temperature level	COMMERCIAL EXTENDED
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	4.4 mm

What does the MCU REFO pin stabilization time mean? How is it related to the connected capacitor?: What does the MCU REFO pin stabilization time mean? How is it related to the connected capacitor?...; QWE4562009 Integrated technical exchanges

[Project source code] Static address alignment and dynamic address alignment of NIOS II custom IP core: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

How to design a suitable power supply: [size=4]Nowadays, for an electronic system, the design of the power supply part is becoming more and more important. By discussing the experience of power supply design, we aim to make in-depth and pr...; qwqwqw2088 Analogue and Mixed Signal

New uses for old phones (6) - Optimizing file management: The previous post introduced how to install Kedao Cloud in Termux. The files stored in Kedao Cloud are placed in the data directory, where:Public folder: data\Group\public\home\ Personal files: data\U...; dcexpert DIY/Open Source Hardware

Two Problems in DSP/BIOS Programming: When we are programming based on DSP/BIOS, we often need to add our own defined data segments or code segments. So how to achieve this under DSP/BIOS? The following is the solution: 1. Exclude the CMD...; fish001 Microcontroller MCU

Actel supplies mixed analog circuit and flash memory FPGA samples: Actel supplies mixed analog circuit and flash memory FPGA samplesHC360.com December 14, 2005 13:47 Source: Nikkei BPPhoto of the Fusion series "AFS600" chip, with the main integrated circuit modules m...; fighting Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components