IC 256K X 1, DRAM CONTROLLER, PQCC64, PLASTIC, LCC-68, Memory Controller
Parameter Name | Attribute value |
Maker | National Semiconductor(TI ) |
package instruction | QCCJ, |
Reach Compliance Code | unknown |
Address bus width | 18 |
boundary scan | NO |
maximum clock frequency | 80 MHz |
External data bus width | |
JESD-30 code | S-PQCC-J64 |
length | 24.2316 mm |
low power mode | NO |
memory organization | 256K X 1 |
Number of blocks | 4 |
Number of terminals | 64 |
Maximum operating temperature | 70 °C |
Minimum operating temperature | |
Package body material | PLASTIC/EPOXY |
encapsulated code | QCCJ |
Package shape | SQUARE |
Package form | CHIP CARRIER |
Certification status | Not Qualified |
Maximum seat height | 5.08 mm |
Maximum slew rate | 240 mA |
Maximum supply voltage | 5.5 V |
Minimum supply voltage | 4.5 V |
Nominal supply voltage | 5 V |
surface mount | YES |
technology | BIPOLAR |
Temperature level | COMMERCIAL |
Terminal form | J BEND |
Terminal pitch | 1.27 mm |
Terminal location | QUAD |
width | 24.2316 mm |
uPs/uCs/peripheral integrated circuit type | MEMORY CONTROLLER, DRAM |