10046742-2152130T datasheet, PDF

10046742-2152130T: DescriptionCard Edge Connector, 164 Contact(s), 2 Row(s), Female, Straight, Solder Terminal,; File Size249KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

10046742-2152130T Overview

Card Edge Connector, 164 Contact(s), 2 Row(s), Female, Straight, Solder Terminal,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1696071814
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	7.6
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	GOLD FLASH OVER NICKEL (50)
Contact completed and terminated	TIN LEAD OVER NICKEL
Contact point gender	FEMALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e0
MIL compliance	NO
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	1 mm
Termination type	SOLDER
Total number of contacts	164
UL Flammability Code	94V-0

[Audio recognizer based on GD32F350RB] 2. Test whether GD32F3xx can support edge computing: [i=s]This post was last edited by Beifang on 2018-9-20 11:56[/i] 1. In the design of the next generation of electronic products, edge computing is currently the most cutting-edge perspective. This is ...; 北方 GD32 MCU

Research on A-type digital flaw detection system based on FPGA.pdf: Research on A-type digital flaw detection system based on FPGA.pdf...; zxopenljx EE_FPGA Learning Park

Phase loss detection of three-phase three-wire circuit: [i=s] This post was last edited by New Electrician Seeking Guidance on 2020-4-1 14:10[/i]I am going to make a soft start switch for a three-phase circuit recently, which needs to realize the phase los...; 电工新手求指导 Analog electronics

What is the packaging of integrated circuits? What are the common types of packaging? What are their respective characteristics?: [b][font=宋体][size=4] [/size][/font][/b][b][font=宋体][size=5][color=#0000ff]1. What is the package of integrated circuits? [/color][/size][/font][/b][font=宋体][size=4] [/size][/font] [align=left][color=r...; tiankai001 PCB Design

Vivado prompts [Synth 8-91] ambiguous clock in event control Problem Cause: Comprehensive prompt [Synth 8-91] ambiguous clock in event control. Later it was found that the reason was because the if was written in the always and the else was omitted....; littleshrimp FPGA/CPLD

Simulation and Testbench Design.zip: Simulation and Testbench Design.zip...; zxopenljx EE_FPGA Learning Park

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components