S-93C56BD0H-J8T1G datasheet, PDF

S-93C56BD0H-J8T1G: DescriptionEEPROM, 128X16, Serial, CMOS, PDSO8, SOP-8; Categorystorage storage; File Size480KB，44 Pages; ManufacturerABLIC; Environmental Compliance

Download Datasheet Parametric View All

S-93C56BD0H-J8T1G Overview

EEPROM, 128X16, Serial, CMOS, PDSO8, SOP-8

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	SOIC
package instruction	SOP,
Contacts	8
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum clock frequency (fCLK)	1 MHz
JESD-30 code	R-PDSO-G8
JESD-609 code	e6/e2
length	5.02 mm
memory density	2048 bit
Memory IC Type	EEPROM
memory width	16
Number of functions	1
Number of terminals	8
word count	128 words
character code	128
Operating mode	SYNCHRONOUS
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
organize	128X16
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.75 mm
Serial bus type	MICROWIRE
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN BISMUTH/TIN SILVER
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	10
width	3.9 mm
Maximum write cycle time (tWC)	8 ms
Base Number Matches	1

Integrated network energy communication room: Southwest Communications Metropolitan Interconnect Center (IXC) and Data Center (IDC) are the first local Internet exchange centers in China, with a total investment of more than 30 million yuan. As t...; zbz0529 Power technology

Sound Level Meter MASTECH MS6700 Disassembly Pictures and Information: Product informationDisassembly picture:Device Analysis:Data Sheet:...; littleshrimp Integrated technical exchanges

Cadence Tool Introduction: 1. Logic design and verification tools * Logic simulation tools: Cadence NC-Verilog, Verilog-XL, NCSim, Simvision Waveform Viewer * Synthesis tools: Cadence BuildGates * Formal verification tools: Ver...; ys3663391 FPGA/CPLD

TE quality resource download: [align=center][/align] [align=left]Share a batch of TE's latest high-quality resources, welcome netizens to download: [/align] [align=left]1. Solution: [/align][url=https://bbs.eeworld.com.cn/huodong....; 高进 Download Centre

Compile the file system with buildroot (MYZR-IMX6-EK200): Host platform: UBUNTU14.04 Hardware platform: Mingyuan Zhirui MY-IMX6-EK200 Compiler: gcc-linaro-arm-linux-gnueabihf-4.9-2014.09_linux.tar.xz Buildroot version: buildroot-2017.02.5.tar.bz2 sans-serif]...; 明远智睿Lan TI Technology Forum

Design of Multi-channel Data Acquisition System Based on CPLD: [size=4] The data acquisition system has strong versatility and can be widely used in military, industrial production, scientific research and daily life. With the popularization of computers, the app...; Jacktang DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components