AW33901/AW33902/AW33905
AW33909/AW33910
Sep. 2018 V1.2
Over-Voltage Protection Load Switch
FEATURES
Highly reliable1.2mm × 1.2mm FCQFN-9
package
Integrated low R
dson
nFET switch: typical 30m
5A continuous current capability
Default Over-Voltage Protection (OVP) threshold
AW33901: 5.95V
AW33902: 6.2V
AW33905: 6.8V
AW33909: 9.98V
AW33910: 10.5V
OVP threshold adjustable range: 4V to 20V
Input maximum voltage rating: 32V
DC
Fast turn-off response: typical 50ns
Over-Temperature Protection (OTP)
Under-Voltage Lockout (UVLO)
GENERAL DESCRIPTION
The AW339XX features an ultra-low 30m (typ.)
R
dson
nFET load switch. When input voltage
exceeds the OVP threshold, the switch is turned off
very fast to prevent damage to the protected
downstream devices. The IN pin is capable of
withstanding fault voltages up to 32V
DC
.
The default OVP threshold is 5.95V (AW33901),
6.2V (AW33902), 6.8V (AW33905), 9.98V
(AW33909) and 10.5V (AW33910). The OVP
threshold can be adjusted from 4V to 20V through
external OVLO pin.
The device features an open-drain output ACOK,
when V
IN_UVLO
<V
IN
<V
IN_OVLO
and the switch is on,
ACOK will be driven low to indicate a good power
input, otherwise it is in high impedance mode (HiZ).
The device features over-temperature protection
that prevents itself from thermal damaging.
The AW339XX is available in a RoHS compliant
1.2mm × 1.2mm FCQFN-9 package.
APPLICATIONS
Smartphones
Tablets
Charging Ports
TYPICAL APPLICATION CIRCUIT
USB
Port
TVS
IN
C
IN
0.1µF
50V
AW33901
AW33902
AW33905
AW33909
AW33910
GND
OUT
Charger
V
IO
10kΩ
ACOK
C
OUT
1µF
Battery
PMIC
R
1
OVLO
Controller
Optional
R
2
Figure 1 AW339XX typical application circuit
Note: when using default OVP threshold, R
1
and R
2
are not required, and connect OVLO pin to ground.
All the trademarks mentioned in the document are the property of their owners.
www.awinic.com.cn
1
Copyright © 2016 SHANGHAI AWINIC TECHNOLOGY CO., LTD
AW33901/AW33902/AW33905
AW33909/AW33910
Sep. 2018 V1.2
DEVICE COMPARISON TABLE
Device
AW33901
AW33902
AW33905
AW33909
AW33910
V
IN_OVLO
(V)
Condition
V
IN
rising
V
IN
rising
V
IN
rising
V
IN
rising
V
IN
rising
Min.
5.83
6.08
6.66
9.78
10.29
Typ.
5.95
6.20
6.80
9.98
10.50
Max.
6.07
6.32
6.94
10.18
10.71
V
IN_OVLO
Hysteresis(mV)
130
130
140
210
210
PIN CONFIGURATION AND TOP MARK
TOP VIEW
1
2
3
MARKING
A
GND
OUT
OUT
9XX
YY
B
ACOK
OUT
IN
C
OVLO
IN
IN
9XX
–
AW33901/AW33902/AW33905/
AW33909/AW33910
YY
–
Production tracking code
Figure 2 Pin Configuration and Top Mark
PIN DEFINITION
Pin
B3,C2,C3
A1
C1
A2,A3,B2
B1
Name
IN
GND
OVLO
OUT
ACOK
Description
Switch input and device power supply
Device ground
OVP threshold adjustment pin
Switch output
Power good flag, active-low, open-drain
www.awinic.com.cn
2
Copyright © 2016 SHANGHAI AWINIC TECHNOLOGY CO., LTD
AW33901/AW33902/AW33905
AW33909/AW33910
Sep. 2018 V1.2
Notice for Typical Application Circuits:
1. When the default OVP threshold is used, connect OVLO pin to GND directly or through a 0Ω resistor. OVLO
pin cannot be left floating.
2.
3.
If R
1
and R
2
are used to adjust the OVP threshold, it is better to use 1% precision resistors to improve the
OVP threshold precision.
C
IN
= 0.1μF is recommended for typical application, larger C
IN
is also acceptable. The rated voltage of C
IN
should be larger than the TVS maximum clamping voltage, if no TVS is applied and only AW339XX is used,
the rated voltage of C
IN
should be 50V.
C
OUT
= 1μF is recommended for typical application, larger C
OUT
is also acceptable. The rated voltage of
C
OUT
should be larger than the OVP threshold. For example, if the OVP threshold is 6.8V, the rated voltage
of C
OUT
should be 10V or higher.
4.
www.awinic.com.cn
4
Copyright © 2016 SHANGHAI AWINIC TECHNOLOGY CO., LTD
GD32 MCU
京公网安备 11010802033920号
EEWORLD
