SI4123-D-GT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> SI4123-D-GT

SI4123-D-GT: DescriptionIC SYNTHESIZER RF1/IF 24TSSOP; CategoryAnalog mixed-signal IC The signal circuit; File Size947KB，36 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric Compare View All

SI4123-D-GT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI4123-D-GT	-	-	View	Buy Now

SI4123-D-GT Overview

IC SYNTHESIZER RF1/IF 24TSSOP

SI4123-D-GT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Parts packaging code	TSSOP
package instruction	TSSOP,
Contacts	24
Reach Compliance Code	compliant
Analog Integrated Circuits - Other Types	PHASE LOCKED LOOP
JESD-30 code	R-PDSO-G24
JESD-609 code	e4
length	7.8 mm
Number of functions	1
Number of terminals	24
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	Silver (Ag)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	4.4 mm
Base Number Matches	1

SI4123-D-GT Related Products

	SI4123-D-GT	SI4113-D-GMR	SI4122-D-GMR	SI4113-D-GT	SI4112-D-GTR	SI4133-D-GMR	SI4122-D-GM	SI4122-D-GT
Description	IC SYNTHESIZER RF1/IF 24TSSOP	IC SYNTHESIZER RF-ONLY 28MLP	IC SYNTH RF2/IF SNGL-BAND 28MLP	IC SYNTHESIZER RF1/RF2 24TSSOP	IC SYNTHESIZER IF ONLY 24TSSOP	IC SYNTHESIZER RF DUALBAND 28MLP	IC SYNTH RF2/IF SNGL-BAND 28MLP	IC SYNTHESIZER RF2/IF 24TSSOP
Is it lead-free?	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Maker	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc
Parts packaging code	TSSOP	QFN	QFN	TSSOP	TSSOP	QFN	QFN	TSSOP
package instruction	TSSOP,	HVQCCN,	HVQCCN,	TSSOP,	TSSOP,	HVQCCN,	HVQCCN,	TSSOP,
Contacts	24	28	28	24	24	28	28	24
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
Analog Integrated Circuits - Other Types	PHASE LOCKED LOOP	PHASE LOCKED LOOP	PHASE LOCKED LOOP	PHASE LOCKED LOOP	PHASE LOCKED LOOP	PHASE LOCKED LOOP	PHASE LOCKED LOOP	PHASE LOCKED LOOP
JESD-30 code	R-PDSO-G24	S-XQCC-N28	S-XQCC-N28	R-PDSO-G24	R-PDSO-G24	S-XQCC-N28	S-XQCC-N28	R-PDSO-G24
length	7.8 mm	5 mm	5 mm	7.8 mm	7.8 mm	5 mm	5 mm	7.8 mm
Number of functions	1	1	1	1	1	1	1	1
Number of terminals	24	28	28	24	24	28	28	24
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	UNSPECIFIED	UNSPECIFIED	PLASTIC/EPOXY	PLASTIC/EPOXY	UNSPECIFIED	UNSPECIFIED	PLASTIC/EPOXY
encapsulated code	TSSOP	HVQCCN	HVQCCN	TSSOP	TSSOP	HVQCCN	HVQCCN	TSSOP
Package shape	RECTANGULAR	SQUARE	SQUARE	RECTANGULAR	RECTANGULAR	SQUARE	SQUARE	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	260	260	260	260	260	260	260
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	0.9 mm	0.9 mm	1.2 mm	1.2 mm	0.9 mm	0.9 mm	1.2 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Nominal supply voltage (Vsup)	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	NO LEAD	NO LEAD	GULL WING	GULL WING	NO LEAD	NO LEAD	GULL WING
Terminal pitch	0.65 mm	0.5 mm	0.5 mm	0.65 mm	0.65 mm	0.5 mm	0.5 mm	0.65 mm
Terminal location	DUAL	QUAD	QUAD	DUAL	DUAL	QUAD	QUAD	DUAL
Maximum time at peak reflow temperature	40	40	40	40	40	40	40	40
width	4.4 mm	5 mm	5 mm	4.4 mm	4.4 mm	5 mm	5 mm	4.4 mm
JESD-609 code	e4	e3	e3	-	e3	e3	-	e4
Terminal surface	Silver (Ag)	Matte Tin (Sn)	Matte Tin (Sn)	-	Matte Tin (Sn)	Matte Tin (Sn)	-	Silver (Ag)

Recommended Resources

CMOS type 555 circuit internal circuit

Preamplifier Practical Circuit Diagram

OPC circuit

Infrared modulation detection circuit

SCR high voltage linear amplifier circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components