MC74ACT08MEL datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> MC74ACT08MEL

MC74ACT08MEL: DescriptionLogic Gates 5V Quad 2-Input; Categorylogic logic; File Size143KB，9 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn; Environmental Compliance

Download Datasheet Parametric Compare View All

MC74ACT08MEL Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MC74ACT08MEL	-	-	View	Buy Now

MC74ACT08MEL Overview

Logic Gates 5V Quad 2-Input

MC74ACT08MEL Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	ON Semiconductor
Parts packaging code	SOIC
package instruction	SOP, SOP14,.3
Contacts	14
Reach Compliance Code	unknown
Factory Lead Time	1 week
series	ACT
JESD-30 code	R-PDSO-G14
JESD-609 code	e4
length	10.2 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	AND GATE
MaximumI(ol)	0.024 A
Humidity sensitivity level	3
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP14,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Prop。Delay @ Nom-Sup	10 ns
propagation delay (tpd)	10 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	2.05 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	5.275 mm

MC74ACT08MEL Related Products

	MC74ACT08MEL	MC74AC08DR2	MC74ACT08NG	MC74AC08N	MC74AC08MEL
Description	Logic Gates 5V Quad 2-Input	Logic Gates 2-6V Quad 2-Input	Logic Gates 5V Quad 2-Input AND	Logic Gates 2-6V Quad 2-Input	Logic Gates LOG CMOS QUAD
Is it Rohs certified?	conform to	incompatible	conform to	incompatible	conform to
Maker	ON Semiconductor	ON Semiconductor	ON Semiconductor	ON Semiconductor	ON Semiconductor
Parts packaging code	SOIC	SOIC	DIP	DIP	SOIC
package instruction	SOP, SOP14,.3	SOIC-14	DIP, DIP14,.3	DIP, DIP14,.3	EIAJ, SO-14
Contacts	14	14	14	14	14
Reach Compliance Code	unknown	not_compliant	unknown	not_compliant	unknown
series	ACT	AC	ACT	AC	AC
JESD-30 code	R-PDSO-G14	R-PDSO-G14	R-PDIP-T14	R-PDIP-T14	R-PDSO-G14
JESD-609 code	e4	e0	e3	e0	e4
length	10.2 mm	8.65 mm	18.86 mm	18.86 mm	10.2 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE
MaximumI(ol)	0.024 A	0.012 A	0.024 A	0.012 A	0.012 A
Number of functions	4	4	4	4	4
Number of entries	2	2	2	2	2
Number of terminals	14	14	14	14	14
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	DIP	DIP	SOP
Encapsulate equivalent code	SOP14,.3	SOP14,.25	DIP14,.3	DIP14,.3	SOP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	IN-LINE	IN-LINE	SMALL OUTLINE
method of packing	TAPE AND REEL	TAPE AND REEL	RAIL	RAIL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	240	260	NOT SPECIFIED	260
power supply	5 V	3.3/5 V	5 V	3.3/5 V	3.3/5 V
Prop。Delay @ Nom-Sup	10 ns	10 ns	10 ns	10 ns	10 ns
propagation delay (tpd)	10 ns	10 ns	10 ns	10 ns	10 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO	NO	NO
Maximum seat height	2.05 mm	1.75 mm	4.69 mm	4.69 mm	2.05 mm
Maximum supply voltage (Vsup)	5.5 V	6 V	5.5 V	6 V	6 V
Minimum supply voltage (Vsup)	4.5 V	2 V	4.5 V	2 V	2 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	NO	NO	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Tin/Lead (Sn80Pb20)	Matte Tin (Sn) - annealed	Tin/Lead (Sn/Pb)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	GULL WING	THROUGH-HOLE	THROUGH-HOLE	GULL WING
Terminal pitch	1.27 mm	1.27 mm	2.54 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	40	30	40	NOT SPECIFIED	40
width	5.275 mm	3.9 mm	7.62 mm	7.62 mm	5.275 mm
Factory Lead Time	1 week	1 week	1 week	1 week	-

Recommended Resources

Inductive three-point oscillator

Voltage controlled sinusoidal oscillation signal generator circuit

Stereo balance tester circuit diagram

Ultrasonic insect repellent circuit 03

Automatic dimming circuit using bidirectional thyristor

50w ISNE541 high-fidelity amplifier circuit

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components