MC74AC08DR2 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> MC74AC08DR2

MC74AC08DR2: DescriptionLogic Gates 2-6V Quad 2-Input; Categorylogic logic; File Size143KB，9 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn

Download Datasheet Parametric Compare View All

MC74AC08DR2 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MC74AC08DR2	-	-	View	Buy Now

MC74AC08DR2 Overview

Logic Gates 2-6V Quad 2-Input

MC74AC08DR2 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	ON Semiconductor
Parts packaging code	SOIC
package instruction	SOIC-14
Contacts	14
Reach Compliance Code	not_compliant
Factory Lead Time	1 week
series	AC
JESD-30 code	R-PDSO-G14
JESD-609 code	e0
length	8.65 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	AND GATE
MaximumI(ol)	0.012 A
Humidity sensitivity level	1
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	240
power supply	3.3/5 V
Prop。Delay @ Nom-Sup	10 ns
propagation delay (tpd)	10 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn80Pb20)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	3.9 mm

MC74AC08DR2 Related Products

	MC74AC08DR2	MC74ACT08NG	MC74ACT08MEL	MC74AC08N	MC74AC08MEL
Description	Logic Gates 2-6V Quad 2-Input	Logic Gates 5V Quad 2-Input AND	Logic Gates 5V Quad 2-Input	Logic Gates 2-6V Quad 2-Input	Logic Gates LOG CMOS QUAD
Is it Rohs certified?	incompatible	conform to	conform to	incompatible	conform to
Maker	ON Semiconductor	ON Semiconductor	ON Semiconductor	ON Semiconductor	ON Semiconductor
Parts packaging code	SOIC	DIP	SOIC	DIP	SOIC
package instruction	SOIC-14	DIP, DIP14,.3	SOP, SOP14,.3	DIP, DIP14,.3	EIAJ, SO-14
Contacts	14	14	14	14	14
Reach Compliance Code	not_compliant	unknown	unknown	not_compliant	unknown
series	AC	ACT	ACT	AC	AC
JESD-30 code	R-PDSO-G14	R-PDIP-T14	R-PDSO-G14	R-PDIP-T14	R-PDSO-G14
JESD-609 code	e0	e3	e4	e0	e4
length	8.65 mm	18.86 mm	10.2 mm	18.86 mm	10.2 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE
MaximumI(ol)	0.012 A	0.024 A	0.024 A	0.012 A	0.012 A
Number of functions	4	4	4	4	4
Number of entries	2	2	2	2	2
Number of terminals	14	14	14	14	14
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	DIP	SOP	DIP	SOP
Encapsulate equivalent code	SOP14,.25	DIP14,.3	SOP14,.3	DIP14,.3	SOP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	IN-LINE	SMALL OUTLINE	IN-LINE	SMALL OUTLINE
method of packing	TAPE AND REEL	RAIL	TAPE AND REEL	RAIL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	240	260	260	NOT SPECIFIED	260
power supply	3.3/5 V	5 V	5 V	3.3/5 V	3.3/5 V
Prop。Delay @ Nom-Sup	10 ns	10 ns	10 ns	10 ns	10 ns
propagation delay (tpd)	10 ns	10 ns	10 ns	10 ns	10 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO	NO	NO
Maximum seat height	1.75 mm	4.69 mm	2.05 mm	4.69 mm	2.05 mm
Maximum supply voltage (Vsup)	6 V	5.5 V	5.5 V	6 V	6 V
Minimum supply voltage (Vsup)	2 V	4.5 V	4.5 V	2 V	2 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	YES	NO	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn80Pb20)	Matte Tin (Sn) - annealed	Nickel/Palladium/Gold (Ni/Pd/Au)	Tin/Lead (Sn/Pb)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	THROUGH-HOLE	GULL WING	THROUGH-HOLE	GULL WING
Terminal pitch	1.27 mm	2.54 mm	1.27 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	40	40	NOT SPECIFIED	40
width	3.9 mm	7.62 mm	5.275 mm	7.62 mm	5.275 mm
Factory Lead Time	1 week	1 week	1 week	1 week	-

Recommended Resources

switching oscillator circuit

Power failure self-locking switch circuit

RH5R1 basic application circuit diagram

Absolute value circuit composed of two precision circuits

555 practical electronic mouse trap circuit

Boost power factor correction electrical principle

Could any hero help me convert these two files to lower version ad files? Thanks!: Could any hero help me convert these two files to lower version AD files? Thanks!...; xinyu1650 PCB Design

warning: argument of type 'unsigned char*' is incompatible with parameter of type 'char*': #define F_CPU 1000000UL #include ioavr.h#include "delay.h" #include string.h #include stdio.h #define INT8Uunsigned char #define INT16Uunsigned int//液晶相关函数 extern void Initialize_LCD(); extern void LC...; wang5825 Microchip MCU

How to Design an RTC Circuit: RTC (Real_Time Clock) provides a time reference for the entire electronic system. MCU, MPU, and CPU are inseparable from RTC circuit design. When designing and applying RTC units, delays, timeouts, or...; Aguilera Analogue and Mixed Signal

Experience in solving audio signal ground noise based on BA3121: Let me share an audio problem I encountered in a real project.In the design of embedded products, robots, etc., audio amplifier design is sometimes indispensable. We don’t have high requirements for a...; fish001 Analogue and Mixed Signal

ESP32S3 ubuntu+vscode environment construction and use internal USB-JTAG (builtin) debugging program: 1. Environment Construction The difficulty of deploying the ESP32 series development environment has always been criticized. The first thing to be criticized is the various deceptive tutorials on the ...; tinnu DigiKey Technology Zone

TFT can be produced by liquid silicon spin coating process: Seiko Epson and JSR have jointly developed a silicon film using liquid coating and inkjet forming processes. The silicon film is a low-temperature polycrystalline silicon TFT (thin film transistor) wi...; leslie PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components