EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

2N3906

File Size3MB,2 Pages
ManufacturerJCET
Websitehttp://www.cj-elec.com/

Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); ​​QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

 

 

Download Datasheet Online Shopping Parametric View All

2N3906 Online Shopping

Suppliers Part Number Price MOQ In stock  
2N3906 - - View Buy Now

2N3906 Parametric

Parameter NameAttribute value
Transistor typePNP
Collector-emitter breakdown voltage (Vceo)40V
Collector current (Ic)200mA
Power(Pd)625mW
How to efficiently dissipate heat from lithium-ion batteries?
[i=s]This post was last edited by qwqwqw2088 on 2019-9-23 09:24[/i]Lithium-ion batteries generate a certain amount of heat during the charging and discharging process, especially during high-current c...
qwqwqw2088 Analogue and Mixed Signal
Arrow Electronics and ADI discuss with you: Flyback isolated power supply design without optocoupler
Click to register Live broadcast time: October 20, 2020 (Tuesday) 10:00-11:30 amLive broadcast topic: Flyback isolated power supply design without optocouplerLive broadcast introduction:Introducing th...
dancerzj Power technology
Thank you + my love
It is not easy for an electrician to earn money to support a family, and it is even harder for a wife. She has to work and take care of the children. If there is a big or small thing at home, she has ...
hellokt43 Talking
JLINK V9 mini, the first to appear
[b]JLINK V9 mini[/b] [b]Directly on the picture[/b] [b] [/b] [b] [/b] [b]Take away the dry goods[/b]Same as the original, automatic firmware update. Download speed up to 50MHZ. Serial port support. Lo...
paulhyde stm32/stm8
SparkRoad-V Thermal Imaging Multi-Palette Screen Display
Last time, I completed SparkRoad to display thermal imaging data on the monitor. Anlu SparkRoad-V thermal imaging data acquisition and display , because the minimum resolution of the monitor can only ...
littleshrimp Domestic Chip Exchange
Protecting Your IP Cores - Part I Soft IP Cores, Chapter 3: Obfuscating Hardware Design at the Architectural or Layout Level
Protecting Your IP Cores - Part 1 Soft IP Cores, Chapter 3: Obfuscation of Hardware DesignStructural or layout level hardware (IP) obfuscationStructural obfuscation is the process of hiding the identi...
modemdesign Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号